8. Panel Interface Block Diagram
8. Panel Interface Block Diagram
2
2
VBY1
4lane 10bit ,
FHD 120 HZ
Pin map
Coupling cap
Coupling cap
2
2
2
YUV444
p
IC101
2
THCV22
HTPDN:
IC101
6
VBY1 Rx
LOCKN
LOW
I2C SDA1
I2C SCA1
I2C SDA1
LGD T-CON
Copyright ⓒ 2014 LG Electronics. Inc. All right reserved.
Only for training and service purposes
LGE Internal Use Only
Summary of Contents for 55EC9300
Page 48: ...55EC9300 55EC9310 ...