Copyright © 2011 LG Electronics Inc. All rights reserved.
Only for training and service purposes
LGE Internal Use Only
5. GP4 LM1 SOC Power Sequence Procedure
▶
Hot Point
SOC_RESET
+3.3V_AVDD
+1.10V_VDDC
+1.5V_DDR_IN
+3.3V_AVDD
+1.10V_VDDC
+1.5V_DDR_IN
0ms
Multi_PWR
288ms
/
[Spec] before all pwr input raise
SOC_RESET
◈
SOC_RESET timing and Power sequence are ok.
Threshold
Summary of Contents for 42PA4500-UF
Page 21: ......