Lauterbach TRACE32, Manual

Page: 3 / 56

PQIII Debugger | 3
©
1989-2021
Lauterbach GmbH
Multicore Debugging e500 cores 20
SMP Debugging 20
AMP Debugging 21
Synchronous stop of both e500 cores
Programming Flash on MPC85XX / QorIQ P10XX/P20XX, PSC93XX 21
On-chip Trace on MPC85XX/QorIQ 22
PowerPC MPC85XX/QorIQ specific SYStem Commands .............................................. 24
SYStem.BdmClock Set BDM clock frequency 24
SYStem.CONFIG.state Display target configuration 24
SYStem.CONFIG Configure debugger according to target topology 25
SYStem.CONFIG.CHKSTPIN Control pin 8 of debug connector 28
SYStem.CONFIG.DriverStrength Configure driver strength of TCK pin 29
SYStem.CONFIG.QACK Control QACK pin 29
SYStem.CPU Select the target processor 30
SYStem.LOCK Lock and tristate the debug port 30
SYStem.MemAccess Run-time memory access (non-intrusive) 31
SYStem.Mode Select operation mode 32
CPU specific SYStem.Option Commands ....................................................................... 33
SYStem.Option.CINTDebug Enable debugging of critical interrupts 33
SYStem.Option.CoreStandBy On-the-fly breakpoint setup 33
SYStem.Option.DCFREEZE Prevent data cache line load/flush in debug mode 33
SYStem.Option.DCREAD Read from data cache 34
SYStem.Option.DUALPORT Implicitly use run-time memory access 34
SYStem.Option.FREEZE Freeze system timers on debug events 35
SYStem.Option.HOOK Compare PC to hook address 35
SYStem.Option.ICFLUSH Invalidate instruction cache before go and step 35
SYStem.Option.ICREAD Read from instruction cache 36
SYStem.Option.IMASKASM Disable interrupts while single stepping 36
SYStem.Option.IMASKHLL Disable interrupts while HLL single stepping 36
SYStem.Option.MMUSPACES Separate address spaces by space IDs 37
SYStem.Option.NoDebugStop Disable JTAG stop on debug events 37
SYStem.Option.NOTRAP Use alternative software breakpoint instruction 38
SYStem.Option.OVERLAY Enable overlay support 39
SYStem.Option.PERSTOP Stop on-chip peripherals in debug mode 39
SYStem.Option.RESetBehavior Set behavior when target reset detected 40
SYStem.Option.SLOWRESET Relaxed reset timing 40
SYStem.Option.STEPSOFT Use alternative method for ASM single step 40
CPU specific MMU Commands ........................................................................................ 42
MMU.DUMP Page wise display of MMU translation table 42
MMU.List Compact display of MMU translation table 44
MMU.SCAN Load MMU table from CPU 46
MMU.Set Set an MMU TLB entry 47