Lattice Semiconductor CrossLink, Programming And Configuration Manual

Page: 5 / 30

CrossLink Programming and Configuration Usage Guide
Technical Note
© 2015-2017 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal . All other brand or product names are
trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
FPGA-TN-02014-1.2 5
1. Overview
The Lattice Semiconductor CrossLink™ is an SRAM-based Programmable Logic device that includes an internal
Non-Volatile Configuration Memory (NVCM), as well as flexible SPI and I
2
C configuration modes. CrossLink provides a
rich set of features for the programming and configuration of the FPGA. Many options are available for building the
programming solution that fits your needs. This document describes each of the options in detail.
2. CrossLink Features
The key programming and configuration features of CrossLink devices include:

Instant-On configuration from internal NVCM – powers up in milliseconds

Single-chip, secure solution

Multiple programming and configuration interfaces

Self download

Slave SPI

Master SPI

Dual Boot

I
2
C

Optional dual boot with external SPI memory

Optional security bits for design protection