background image

QS8M

PIN

QS

STANDARD

i.MX8M Pad Name

Alternate functions

GPIO

Description (refer to i.MX8M manuals for details)

32

ENET_TXD3

ENET_TD3

ENET1_RGMII_TD3

GPIO1[18] Only used for RGMII

33

ENET_TXD2

ENET_TD2

ENET1_RGMII_TD2

INPUT=ENET1_TX_CLK

OUTPUT=CCM_ENET_REF_C

LK_ROOT

GPIO1[19]

Used as RMII clock and RGMII data, there are two RGMII clock 
schemes.
• MAC generate output 50M reference clock for PHY, 
  and MAC also use this 50M clock.
• MAC use external 50M clock.

34

ENET_TXD1

ENET_TD1

ENET1_RGMII_TD1

GPIO1[20] RMII and RGMII.TD1

35

ENET_TXD0

ENET_TD0

ENET1_RGMII_TD0

GPIO1[21] RMII and RGMII.TD0

SD

36

SD_CD

SD2_CD_B

USDHC2_CD_B

GPIO2[12]

37

SD_D1

SD2_DATA1

USDHC2_DATA1

GPIO2[16]

38

SD_D0

SD2_DATA0

USDHC2_DATA0

GPIO2[15]

39

SD_CLK

SD2_CLK

USDHC2_CLK

GPIO2[13]

40

SD_CMD

SD2_CMD

USDHC2_CMD

GPIO2[14]

41

SD_D3

SD2_DATA3

USDHC2_DATA3

GPIO2[18]

42

SD_D2

SD2_DATA2

USDHC2_DATA2

GPIO2[17]

USB

43

USBH_VBUS

USB2_VBUS

i.MX8M Nano: Not connected

44

USBH_DN

USB2_DN

i.MX8M Nano: Not connected

45

USBH_DP

USB2_DP

i.MX8M Nano: Not connected

46

USBOTG_VBUS

USB1_VBUS

47

USBOTG_DN

USB1_DN

48

USBOTG_DP

USB1_DP

POWER SUPPLY & RESET

49

VIN

3.3V Module power supply input.

50

51

#POR

POR_B

10K-PU to

1V8

Power On Reset — 1.8V active low input / open drain output 
signal.
Also connected to PMIC  RESETO. Leave unconnected, if not 
used.

52

BOOT_MODE

Boot mode select L: Boot from eMMC / H: Boot from UART/USB

MIPI-CSI

53

LCD_DE

MIPI_CSI_DATA3_P

54

LCD_VSYNC

MIPI_CSI_DATA3_N

55

LCD_HSYNC

MIPI_CSI_DATA2_P

56

LCD_CLK

MIPI_CSI_DATA2_N

57

LCD_R1

MIPI_CSI_DATA1_P

58

LCD_R2

MIPI_CSI_DATA1_N

59

LCD_R3

MIPI_CSI_DATA0_P

60

LCD_R4

MIPI_CSI_DATA0_N

Ka-Ro electronics GmbH - Pascalstr. 22, D-52076 Aachen, Germany - Tel.: +49 2408 1402-0 (FAX -10)

www.karo-electronics.de

Summary of Contents for QS Series

Page 1: ...8M Mini 1 6GHz Quad Cortex A53 1GB DDR3L 4GB eMMC 27mm square 2 3mm total height QFN type lead style 1mm pitch 100 pads Evalkit Gb Ethernet 4 port USB MIPI display and camera connectors USB power sup...

Page 2: ...o 600MHz RAM 512MB 1GB DDR3L ROM 4GB eMMC Grade Industrial Temperature 25 C to 85 C Display support 1x MIPI DSI 4 lane display interface i MX 8M Mini GC328 2D GPU GCNanoUltra 3D GPU 1080p60 Video de e...

Page 3: ...GC328 2D GPU GCNanoUltra 3D GPU 1x shader OpenGL ES 2 0 GC7000UltraLite 2x shader OpenGL ES 2 0 3 0 3 1 OpenCL 1 2 Vulkan Video Decode 1080p60 VP9 Profile 0 2 10 bit HEVC H 265 AVC H 264 Baseline Mai...

Page 4: ...the area the more radiation and EMI problems may occur Ka Ro QSCOM modules uses a large ground pad on the bottom side With this a defined ground plane connection is available for all signals In addit...

Page 5: ...of the component If the via holes used on the application board have a diameter larger than 0 3 mm it is recommended to mask the via holes to prevent solder wicking through the via holes Solders have...

Page 6: ...ore than a few seconds can occur it is important that a sufficient cooling surface is provided to dissipate the heat The thermal pad at the bottom of the module must be connected to the application bo...

Page 7: ...QS8M Packaging Ka Ro electronics GmbH Pascalstr 22 D 52076 Aachen Germany Tel 49 2408 1402 0 FAX 10 www karo electronics de...

Page 8: ...XFS SAI2_TX_SYNC SAI5_TX_DATA1 SAI2_TX_DATA1 UART1_CTS_B GPIO4 24 ETHERNET 19 ENET_RST SAI2_RXC SAI2_RX_BCLK SAI5_TX_BCLK UART1_RX GPIO4 22 20 ENET_CK125 GPIO1_IO00 CCM_ENET_PHY_REF_CLK_R OOT XTALOSC_...

Page 9: ...SD_CMD SD2_CMD USDHC2_CMD GPIO2 14 41 SD_D3 SD2_DATA3 USDHC2_DATA3 GPIO2 18 42 SD_D2 SD2_DATA2 USDHC2_DATA2 GPIO2 17 USB 43 USBH_VBUS USB2_VBUS i MX8M Nano Not connected 44 USBH_DN USB2_DN i MX8M Nano...

Page 10: ...VENT1 GPIO1 12 72 LCD_B3 GPIO1_IO13 USB1_OTG_OC PWM2_OUT GPIO1 13 73 LCD_B4 GPIO1_IO14 USB2_OTG_PWR USDHC3_CD_B PWM3_OUT CCM_CLKO1 GPIO1 14 74 LCD_B5 GPIO1_IO15 USB2_OTG_OC USDHC3_WP PWM4_OUT CCM_CLKO...

Page 11: ...XD UART2_TXD UART2_TX ECSPI3_SS0 GPIO5 25 95 UARTC_RTS UART4_TXD UART4_TX UART2_RTS_B GPIO5 29 NXP Request to Send input signal 96 UARTC_CTS UART4_RXD UART4_RX UART2_CTS_B PCIE1_CLKREQ_B GPIO5 28 NXP...

Page 12: ...assembled may not be resold or otherwise marketed unless all required FCC equipment authorizations are first obtained Operation is subject to the condition that this product not cause harmful interfe...

Reviews: