REL1.0
Page 24 of 58
iWave Systems Technologies Pvt. Ltd.
Zynq-7000 SoC SODIMM Development Platform Hardware User Guide
Pin
No.
SODIMM Edge Connector
Pin Name
Signal Type/
Termination
Description
195
JTAG_TDI
O, 3.3V CMOS
JTAG Test Data Input.
This pin is connected to 10
th
pin of JTAG
connector (J8).
196
PL_IO_L2P_T0_AD8P_35
IO, 3.3V LVCMOS
Bank35 User I/O Single ended pin.
This pin is connected from H31
st
pin of FMC
connector (J1).
197
JTAG_TCK
O, 3.3V CMOS
JTAG Test Clock.
This pin is connected from D29
th
pin of FMC
connector (J1) and 6
th
pin of JTAG connector (J8).
198
GND
Power
Ground.
199
JTAG_TMS
O, 3.3V CMOS
JTAG Test Mode Select.
This pin is connected from D33
rd
pin of FMC
connector (J1) and 4
th
pin of JTAG connector (J8).
200
VBUS_USB
O, 5V Power
VUSB connected to USB OTG VBUS pin to support
the USB OTG host.
Note: Recommending to connect always available
5V to this pin from carrier board to maintain
compatibility with iWave’s other SODIMM SOMs
.
