1
Application Note 1809
Intersil JESD204B High Speed ADC Evaluation Kit
Installation Guide and Quick Start Manual
The Intersil JESD204B High Speed ADC evaluation system
allows users to evaluate the Intersil portfolio of low-power, 12-
to 16-bit, high-performance analog-to-digital converters (ADC)
with JESD204B high speed serial outputs. These converters
run at sampling rates of 40MSPS to 500MSPS and their
JESD204B outputs operate at rates from 1 to 4.375Gbps. The
evaluation system uses the Intersil iEvalADC software, which
displays all pertinent data such as SFDR, SINAD, ENOB,
harmonics, current, and power measurements. The software
also plots outputs in frequency spectra and time domain.
To begin testing, simply connect the input signal, sampling
clock, and target computer to the motherboard, and supply
power (Figure 1). The motherboard (ADCMB-HSFMCEV1Z)
provides appropriate supply voltages and captures digital data
from the daughter card. Daughter cards contain the ADCs and
attach directly to the motherboard to form the ADC evaluation
platform (Figure 2). To ensure proper operation of the system,
it is recommended that the most current software version be
installed. If Intersil iEvalADC is already installed on the
machine, a new installation may proceed without removing
the prior version.
Features
• Complete high-speed ADC measurement solution
• 40MSPS to 500MSPS operation
• Datasheet-style, live-updated display with calculation of
critical ADC parameters (SNR, SFDR, SINAD, ENOB,
Harmonics, Power)
• Multiple display modes: frequency (FFT), time domain
• Integrated SPI control for ADC configuration
• JESD204B receiver reference design (included with
iEvalADC software)
• USB 2.0 interface for rapid data transfer
• 1M (2
20
) word capture depth
Evaluation System Contents
The evaluation system is provided with a USB cable to connect
to a PC and a 5V power supply. The user need only provide
signal and clock sources, optional filters, and a PC running the
Microsoft Windows™ XP operating system with Java installed.
Intersil iEvalADC software can be downloaded from the Intersil
web site. Please visit
www.intersil.com/jesd204b
for more
details.
FIGURE 1. EVALUATION PLATFORM BLOCK DIAGRAM
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
Copyright Intersil Americas Inc. 2012. All Rights Reserved.
1-888-INTERSIL or 1-888-468-3774
|
Intersil (and design) is a trademark owned by Intersil Corporation or one of its subsidiaries.
All other trademarks mentioned are the property of their respective owners.
December 5, 2012
AN1809.0
