![Intel SE7221BA1 Technical Manual Download Page 34](http://html.mh-extra.com/html/intel/se7221ba1/se7221ba1_technical-manual_2073360034.webp)
Maps and Interrupts
Intel® Entry Server Board SE7221BA1-E TPS
24
Revision
1.5
DMA Channel Number
Data Width
System Resource
6 16
bits
Open
7 16
bits
Open
4.4 PCI Configuration Space Map
Table 8. PCI Configuration Space Map
Bus
Number (hex)
Device
Number (hex)
Function
Number (hex)
Description
00
00
00
Memory controller of Intel® SE7221BA1-E component
00
01
00
PCI Express* x16 graphics port
00
1C
00
PCI Express* port 1 (PCI Express* x1 bus connector 1)
00
1C
01
PCI Express* port 2 (Gigabit Ethernet controller bridge)
00
1C
02
PCI Express* port 3 (PCI Express* x1 bus connector 2)
(Note 1)
00
1C
03
PCI Express* port 4 (not used)
00
1D
00
USB UHCI controller 1
00
1D
01
USB UHCI controller 2
00
1D
02
USB UHCI controller 3
00
1D
03
USB UHCI controller 4
00 1D 07 EHCI
controller
00 1E 00 PCI
bridge
00 1F 00 PCI
controller
00
1F
01
Parallel ATA IDE controller
00
1F
02
Serial ATA controller
00 1F 03 SMBus
controller
(Note 2)
00
00
Gigabit Ethernet Controller
(Note 2)
00
00
PCI Conventional bus connector 1
(Note 2)
01
00
PCI Conventional bus connector 2
(Note 2)
02
00
PCI Conventional bus connector 3
(Note 2)
03
00
PCI Conventional bus connector 4
(Note 2)
05 00 IEEE-1394a
controller
Notes:
1. Bus number is dynamic and can change based on add-in cards used.
4.5 Interrupts
The interrupts can be routed through either the Programmable Interrupt Controller (PIC) or the
Advanced Programmable Interrupt Controller (APIC) portion of the ICH6-R component. The
APIC is supported in Windows* 2000 and Windows* XP operating systems and supports a total
of 24 interrupts.