background image

  User’s Guide                                                                                                15   

&+,36

ABHiQV (Fab Rev. C)

             Subject to Change Without Notice

                Revision 1.1                 7/15/98

The user can set the display memory type through XR41[0,1], memory size through XR42[2] and the DRAM 
data bus width through XR43[4,5] for the B65555.  The table below show the possible configurations:

Note:  XR41 = 01h for EDO memory, XR42 = 00h for 256-wide column and XR43 = 10h for 64-bit interface.

6.2

STN-DD Buffer

Dual-drive LCD panels require video data alternating between two separate locations in memory.  In addi-
tion, a dual-drive panel requires data from both locations simultaneously.  These operations require a frame 
storage area, called a ’STN-DD buffer’.  The embedded STN-DD buffer may be enabled by setting 
FR1A[0]=1.

6.3

Clock

The ABHiQV daughtercard provides two on-board oscillators U7 and U8.  These external oscillators can be 
used to provides DCLK and MCLK through pins TCLK and TDI respectively.  By default, the graphics con-
troller’s internal synthesizers are used to generate the clock for DCLK and MCLK.  The option of choosing 
external oscillators vs. internal clocks may be controlled by XRCF[1,2]=0,0.  The default state of these bits 
reflects the state of pin AA4 (W1) during reset.  It is recommended to leave W1 open and use XRCF register 
to select the external oscillators.  The purpose of W1 is related to testing and verification.  See XRCF reg-
ister in the applicable databook for more detail.  The value of the DCLK oscillator is up to the user to deter-
mine since it is based on panel resolution and other factors.  Although oscillators of frequencies other than 
14.318MHz may be used for MCLK, this is not recommended.

6.4

Utilities and Drivers

The SETCLK utility included in the utilities diskette independently programs MCLK and DCLK of the HiQVid-
eo

 controller.  The diskette normally shipped with the daughtercard also provides other utilities such as 

MODETEST.  The MODETEST utility runs all the standard VGA modes and super VGA modes.  The driver 
diskettes normally shipped with the daughtercard contain display drivers for various PC-based operating 
systems including WIN95 and WinNT.  These drivers are downloadable from CHIPS’ BBS, from which the 
utilities can also be obtained -- please contact your CHIPS representative for more information.  These driv-
ers are accompanied by text files to help you install them. 

7.0

Troubleshooting

1.

Check that the ABHiQV daughtercard and DKHiQV-PCI main board are properly connected together.

2.

Ensure that 3.3V is set on DKHiQV-PCI main board.

3.

Verify that all other parts of the computer system are functioning properly by testing a known working 
VGA board with the system.

4.

Make sure the combination of the DKHiQV-PCI main board and ABHiQV daughtercard works before 
attaching the 65550 Multimedia daughtercard.

5.

If the 65550 Multimedia Daughtercard still does not work with DKHiQV-PCI, contact your CHIPS repre-
sentative.

Table 9:  EDO Memory Configuration Types for B65555

EDO

SIZE

BANDWIDTH

ORGANIZATION

Qty. needed

Modules

2 MB

64-bit (single bank)

256Kx32

2

U3, U5

4 MB

64-bit (dual bank)

256Kx32

4

U3, U4, U5, U6

Summary of Contents for ABHiQV

Page 1: ...ABHiQV for B65555 B69000 Fab Rev C HiQVideo Series ABHiQV Daughtercard Fab Rev C User s Guide Revision 1 1 July 1998...

Page 2: ...istered trademark of Chips and Technologies Inc a subsidiary of Intel Corporation HiQVideo is a trademark of Chips and Technologies Inc a subsidiary of Intel Corporation All other trademarks are the p...

Page 3: ...ce Revision 1 1 7 15 98 Revision History Revision Date By Comment 0 1 9 15 97 RG lnc Internal draft first Frame document 1 0 10 22 97 RG lnc Initial Release 1 1 6 22 98 RG lnc Amended to highlight B65...

Page 4: ...ing 15 List of Figures Figure 1 Component Location Front View 9 Figure 2 Component Location Rear View 9 Figure 3 DKHiQV PCI Rev A Board Jumper Location 10 List of Tables Table 1 DKHiQV PCI Rev A Board...

Page 5: ...itch used to latch configuration bits at power on All voltage sources are 3 3V Supports test mode control for the B69000 Support for two external oscillators for MCLK and DCLK Filtered memory power On...

Page 6: ...tercard as shown in tables one through six Refer to Figures 1and 3 for jumper locations Caution Check to ensure all voltage sources are set to 3 3V consult the DKHiQV PCI schematics Note For TV out an...

Page 7: ...l up 2 3 W39 sh 5 VEESAFE by R82 off W8 sh 2 TV out off W40 sh 2 int on W9 sh 2 GVCC 2 3 JP1 sh 5 CRTdrive off W10 sh 3 PCI on JP2 sh 5 CRTdrive off W11 sh 3 PCI off JP3 sh 5 CRTdrive off W12 sh 5 VEE...

Page 8: ...s Schematic reference and functional category on jumper plug is installed off jumper plug is not installed Jumper Function State W1 sh 1 EXT CLK off W2 sh 1 BVCC55X off W3 sh 1 ACTI ENABLK off W4 sh 1...

Page 9: ...p 2 3 W39 sh 5 VEESAFE by R82 off W8 sh 2 TV out off W40 sh 2 interrupt on W9 sh 2 GVCC 2 3 JP1 sh 5 CRTdrive off W10 sh 3 PCI on JP2 sh 5 CRTdrive off W11 sh 3 PCI off JP3 sh 5 CRTdrive off W12 sh 5...

Page 10: ...nfiguration Settings for B65555 TV out and Multimedia Disabled Note Refer to Figure 1 for jumper locations Jumper Function State W1 sh 1 EXT CLK off W2 sh 1 BVCC55X off W3 sh 1 ACTI ENABLK off W4 sh 1...

Page 11: ...alled off jumper plug is not installed Table 5 DKHiQV PCI Jumper configuration settings for TV out Enabled on B69000 and B65555 Note Refer to Figure 3 for jumper locations Jumper NTSC2 Function State...

Page 12: ...ts Figure 1 shows the location of the components used to configure the ABHiQV Fab Rev CFab Rev C daughtercard Figure 1 Component Location front view Figure 2 Component Location Rear View MA0 RP1 GND3...

Page 13: ...o W 1 J2 Access Bus JP1 JP2 JP3 W 40 W 8 W 7 W 9 W 6 W 5 W 3 W 4 JP10 JP5 JP11 JP9 JP7 JP8 JP6 JP12 JP13 W 37 W 36 JP4 W 21 W 39 W 38 J5 Panel Connection J10 J8 J9 W 23 J7 MPEG Connection J11 Panel Co...

Page 14: ...resistors on the daughtercard if the DIP switches are set to ON Table 7 summarizes all the CFG bits and corresponding DIP switches and jumpers W1 and W3 Refer to the applicable databook for additiona...

Page 15: ...h PQFP EDO DRAM AB69000 B69000 with no external DRAM QEDO refers to EDO DRAM in the PQFP package footprint 4 3 W1 Jumper Jumper W1 provides a convenient reset strapping option for AA4 see Table 7 W1 c...

Page 16: ...ips The jumper allows the filter to be used for the internal memory power of the B69000 instead of external memory since the memory is internal in the case of the B69000 W6 1 2 MVCC55X for B69000 is a...

Page 17: ...the HiQVideo controller for PC bus operation Since the B65555 B69000 are 3 3V technology the default setting for all VCC jumpers is the 3 3V setting In addition the user may check for the power down o...

Page 18: ...is up to the user to deter mine since it is based on panel resolution and other factors Although oscillators of frequencies other than 14 318MHz may be used for MCLK this is not recommended 6 4 Utilit...

Page 19: ...hout Notice Revision 1 1 7 15 98 Chips and Technologies Inc a subsidiary of Intel Corporation Title ABHiQV 2950 Zanker Road Publication No UG175 1 San Jose California 95134 Stock No 050175 001 Phone 4...

Reviews: