Intel 82547EI, Design Manual

Page: 21 / 66

82562EZ(EX)/82547GI(EI) Dual Footprint Design Guide
13
Figure 5. LAN Disable Circuitry
Note: The 100
Ω
resistors for the Test Mode signals are required for the Exclusive OR (XOR) Tree and
Isolate Mode.
3.2.2 Serial EEPROM for 82562EZ(EX) Implementations
Serial EEPROM for LAN implementations based on 82562EZ(EX) devices connects to the ICH5.
Depending upon the size of the EEPROM, the 82562EZ(EX) may or may not support legacy
manageability.
Table 7 and Table 8 list the EEPROM map for the 82562EZ(EX) PLC device. For
details on the EEPROM, refer to the appropriate I/O Control Hub 2, 3, 4, 5, 6, and 7 EEPROM
Map and Programming Information.
NOTE: No manageability provided.
470
Ω
3.3Vstb
1K
MMBT3904
LAN_RST#
ICHx
RSMRST#
Sensor/
Supervisor
RST#
3.3Vstb
1K
3.3Vstb
Super IO
GP Port
or
ICHx GPIO
24, 25, 27, 28
or
µ
Controller
(mobile)
TESTEN
ISOL_TCK
ISOL_TI
ISOL_TEX
100
Ω
100
Ω
100
Ω
100
Ω
Table 7. 82562EZ(EX) Memory Layout (128 Byte EEPROM)
00h
3Fh
HW/SW Reserved Area