
DTM-5.9
IC BLOCK DIAGRAMS AND TERMINAL DESCRIPTIONS-10
Q802
: ICL3221ECVZ
(RS-232 Tranmitters / Receivers)
BLOCK DIAGRAM
TERMINAL DESCRIPTION
Pin Name
VCC
V+
V-
GND
C1+
C1-
FORCEON
Description
System power supply input (3V to 5.5V).
Internaly generated positive transmitter supply (+5.5V).
Internaly generated positive transmitter supply (-5.5V).
Ground connection.
External capacitor (voltage doubler) is connected to this lead.
External capacitor (voltage doubler) is connected to this lead.
External capacitor (voltage inverter) is connected to this lead.
External capacitor (voltage inverter) is connected to this lead.
TTL/CMOS compatible transmitter Inputs.
±15kV ESD Protected, RS-232 level (nominally ±5.5V) transmitter outputs.
±15kV ESD Protected, RS-232 compatible receiver inputs.
TTL/CMOS level receiver outputs.
Active low output that indicates if no valid RS-232 levels are present on any receiver input.
Active low receiver enable control; doesn’t disable ROUTB outputs.
Active low to shut down transmitters and on-chip power supply.
This overrides any automatic circuitry and FORCEON.
Active high input to override automatic powerdown circuitry thereby keeping transmitters active.
16
15
14
13
12
11
10
9
1
2
3
4
5
6
7
8
FORCEOFF
VCC
GND
T1OUT
FORCEON
T1IN
INVALID
R1OUT
EN
C1+
V+
C1-
C2+
C2-
V-
R1IN
TOP VIEW
5k
R1
www. xiaoyu163. com
QQ 376315150
9
9
2
8
9
4
2
9
8
TEL 13942296513
9
9
2
8
9
4
2
9
8
0
5
1
5
1
3
6
7
3
Q
Q
TEL 13942296513 QQ 376315150 892498299
TEL 13942296513 QQ 376315150 892498299