![Integra DPC-7.5 Service Manual Download Page 56](http://html1.mh-extra.com/html/integra/dpc-7-5/dpc-7-5_service-manual_2070684056.webp)
Class
Port name
Function 1
Function 2
Function 3
I/O Description
I/O Descrition I/O Descrition
PORT ASSIGMENT-2
PI02[5]
I/O Port 25
O BSEL2
PI02[6]
I/O Port 26
O BSEL1
PI02[7]
I/O Port 27
O HA10
PI03[1]
I/O Port 31
I ADBCK
PI03[2]
I/O Port 32
O OSDKEY
I ADLRCK
PI03[3]
I/O Port 33
I ADDIN
PI03[4]
I/O Port 34
I ADMCK
PI03[5]
I/O Port 35
O PXCLK
PI03[6]
I/O Port 36
O HSYNC
CPU Circumference
function/ Digital Video
output/ CDDA input
PI03[7]
I/O Port 37
O VSYNC
PI04[0]
I/O Port 40
O PD[0]
PI04[1]
I/O Port 41
O PD[1]
PI04[2]
I/O Port 42
O PD[2]
PI04[3]
I/O Port 43
O PD[3]
PI04[4]
I/O Port 44
O PD[4]
PI04[5]
I/O Port 45
O PD[5]
PI04[6]
I/O Port 46
O PD[6]
PI04[7]
I/O Port 47
O PD[7]
SDITCK
I
SDI Clock input pin
SDITMS
I
SDI Access mode input pin
CPU Debug
SDITDI
I
SDI Data input pin
SDITDO
O
SDI Data output pin
SDITRST
I
SDI Reset input pin
SDIDBI
I
SDI Interrupt Debugging
DAOUTB
AO DAC Current output pin
PA0
AO DAC signal output pin
PA1
AO DAC signal output pin
PA2
AO DAC signal output pin
BIAS1
AI DAC Bias voltage (1)
AI DAC Bias voltage (2)
AI DAC Reference
voltage input pin
IREF
AI DAC Reference
voltage input pin
DAOUT0B AO DAC Current
output pin
AO DAC signal output pin
AO DAC signal output pin
AO NC
BIAS01
AI DAC Bias voltage (1)
BIAS02
AI DAC Bias voltage (2)
AVRI0
AI DAC Reference
voltage input pin
IREF0
AI DAC Reference
voltage input pin
D
PC-7.5
IC BLOCK DIAGRAM/ TERMINAL DESCRIPTION
www. xiaoyu163. com
QQ 376315150
9
9
2
8
9
4
2
9
8
TEL 13942296513
9
9
2
8
9
4
2
9
8
0
5
1
5
1
3
6
7
3
Q
Q
TEL 13942296513 QQ 376315150 892498299
TEL 13942296513 QQ 376315150 892498299