Page 6-5
Manual 00650-526-1
Enabling/ Disabling I/O Buffers
When using the tristate mode (Jumper in the TST position), the method to disable the I/O buffers
involved writing a control word to the Control Register at Base A3 and Base A7.
This control word was required to have bit D7 (the most significant bit) set.
That meant that the PPI translated it as an "active mode set" and reset the output data latches to
"zero" on all output ports and the output buffers were disabled. However, if the buffers are to be
enabled at a later time, the output latches will be in a "zero" state. For example, if all the outputs
were 1's, they will now be 0's and the output buffers will be disabled. This problem can be
resolved as follows.
Two computer I/O bus addresses are available that permit you to enable or disable the I/O buffers
at will, without programming the PPI mode. Buffers for Goup 0 bits are enabled/disabled at Base
A8 and buffers for Group 1 bits are enabled/disabled at Base A9. To enable the
buffers and to set outputs to the desired state, you can write to the Control Register with bit D7
low. If you wish to subsequently disable the buffers, you can write to the Control Register with bit
D7 high. In this way you can enable/disable the output buffers without programming the PPI
mode.
Note
When writing a command byte to the DIO48S/AT-P while the TST jumper is installed, the PPI
output buffers are disabled. Thus, when you desire to change the mode, you must first set the new
mode and then enable the buffers. Enabling the buffers can be done at either Base A3 (or
+7) or Base A8 (or +9).
Summary of Contents for DIO48S/AT-P Series
Page 1: ...DIO48S AT P Series Product Manual MANUAL NUMBER 00650 526 1B...
Page 3: ...Page iv This page intentionally left blank...
Page 7: ...Page viii This page intentionally left blank...
Page 13: ...DIO48S AT P Manual Page 1 4 Manual 00650 526 1 Figure 1 1 DIO48S AT P Block Diagram...
Page 20: ...DIO48S AT P Manual Page 3 2 Manual 00650 526 1 Figure 3 1 DIO48S AT P Option Selection Map...