![background image](http://html1.mh-extra.com/html/ibase-technology/mi811f-series/mi811f-series_user-manual_3315907091.webp)
Appendix
MI811F Series User’s Manual
83
B.
Interrupt Request Lines (IRQ)
Peripheral devices use interrupt request lines to notify CPU for the service
required. The following table shows the IRQ used by the devices on board.
Level
Function
IRQ 0
System timer
IRQ 3
Communications Port (COM2)
IRQ 4
Communications Port (COM1)
IRQ 4
PCI Data Acquisition and Signal Processing
Controller
IRQ 5
Communications Port (COM3)
IRQ 5
PCI Data Acquisition and Signal Processing
Controller
IRQ 6
PCI Data Acquisition and Signal Processing
Controller
IRQ 7
PCI Data Acquisition and Signal Processing
Controller
IRQ 8
High precision event timer
IRQ 10
Communications Port (COM4)
IRQ 14
Intel(R) Serial IO GPIO Host Controller -
INT3452
IRQ 25
High Definition Audio Controller
IRQ 35
PCI Data Acquisition and Signal Processing
Controller
IRQ 36
PCI Data Acquisition and Signal Processing
Controller
IRQ 37
PCI Data Acquisition and Signal Processing
Controller
IRQ 39
SDA Standard Compliant SD Host Controller
IRQ 54 ~ IRQ 204
Microsoft ACPI-Compliant System
IRQ 256 ~ IRQ 511
Microsoft ACPI-Compliant System
IRQ 4294967279
Intel(R) USB 3.0 eXtensible Host Controller -
1.0 (Microsoft)
Summary of Contents for MI811F Series
Page 15: ...General Information MI811F Series User s Manual 7 1 1 6 Block Diagram...
Page 23: ...Hardware Configuration MI811F Series User s Manual 15 2 SIO Board diagram of MI811F...
Page 48: ...40 MI811F Series User s Manual This page is intentionally left blank...
Page 76: ...68 MI811F Series User s Manual 4 5 Chipset Settings 4 5 1 South Cluster Configuration...
Page 86: ...78 MI811F Series User s Manual This page is intentionally left blank...