Table 5-11 PCIe slot description
PCIe
Slot
CPU
PCIe
Standa
rds
Connec
tor
Width
Bus
Width
Port
No.
Bus/
Device/
Functio
n
Numbe
r
(B/D/F)
Slot
Size
LOM
CPU 1
PCIe 3.0 -
x4
Port2D
0x24/0x
03/0x00
-
Slot 1
CPU 1
PCIe 3.0 x16
x16
Port3A
0x32/0x
00/0x00
Full-
height,
3/4-
length
Slot 2
CPU 4
PCIe 3.0 x8
x8
Port2A
0xE2/0x
00/0x00
FHHL
Slot 3
CPU 1
PCIe 3.0 x8
x4
Port2C
0x24/0x
02/0x00
HHHL
Slot 4
CPU 1
PCIe 3.0 x8
x8
Port2A
0x24/0x
00/0x00
HHHL
Slot 5
CPU 1
PCIe 3.0 x16
x16
Port1A
0x08/0x
00/0x00
HHHL
Slot 6
CPU 2
PCIe 3.0 x8
x8
Port2C
0x62/0x
02/0x00
HHHL
Slot 7
CPU 2
PCIe 3.0 x8
x8
Port2A
0x62/0x
00/0x00
HHHL
Slot 8
CPU 2
PCIe 3.0 x8
x8
Port1A
0x43/0x
00/0x00
HHHL
Slot 9
CPU 3
PCIe 3.0 x8
x8
Port2A
0xA2/0x
00/0x00
HHHL
Slot 10
CPU 2
PCIe 3.0 x16
x16
Port3A
0x71/0x
00/0x00
HHHL
Slot 11
CPU 2
PCIe 3.0 x8
x8
Port1C
0x43/0x
02/0x00
HHHL
Huawei FusionServer Pro 2488H V5 Server
Technical White Paper
5 Hardware Description
Issue 03 (2020-04-20)
Copyright © Huawei Technologies Co., Ltd.
36