HP Compaq dc71 Series Page 138 Technical Reference Manual Download | Manualshive

Page: 138 / 212

background image

7-6

361834-002

Technical Reference Guide

Power and Signal Distribution

The wake up sequence for each event occurs as follows:

Wake-On-LAN

The network interface controller (NIC) can be configured for detection of a “Magic Packet” and
wake the system up from sleep mode through the assertion of the PME- signal on the PCI bus.
Refer to Chapter 5, “Network Support” for more information.

Modem Ring

A ring condition on a serial port can be detected by the power control logic and, if so configured,
cause the PS On signal to be asserted.

Power Management Event

A power management event that asserts the PME- signal on the PCI bus can be enabled to cause
the power control logic to generate the PS On. Note that the PCI card must be PCI ver. 2.2
compliant to support this function.

«
...
136
137
138
139
140
...
»

Summary of Contents for Compaq dc71 Series

Page 1: ...61834 002 January 2005 This document provides information on the design architecture function and capabilities of the HP Compaq dc71xx and dx61xx Series Business Desktop Computers This information may be used by engineers technicians administrators or anyone needing detailed information on the products covered ...

Page 2: ... be construed as constituting an additional warranty HP shall not be liable for technical or editorial errors or omissions contained herein This document contains proprietary information that is protected by copyright No part of this document may be photocopied reproduced or translated to another language without the prior written consent of Hewlett Packard Company ÅWARNING Text set off in this ma...

Page 3: ... 2 2 Features And Options 1 2 2 2 1 Standard Features 1 2 2 2 2 Options 1 3 2 3 Mechanical Design 1 4 2 3 1 Cabinet Layouts 1 5 2 3 2 Chassis Layouts 1 7 2 3 3 Board Layouts 1 13 2 4 System Architecture 1 15 2 4 1 Intel Pentium 4 Processor 1 17 2 4 2 Chipset 1 18 2 4 3 Support Components 1 19 2 4 4 System Memory 1 19 2 4 5 Mass Storage 1 19 2 4 6 Serial and Parallel Interfaces 1 20 2 4 7 Universal...

Page 4: ...on Memory 1 23 4 6 1 Clearing CMOS 1 24 4 6 2 CMOS Archive and Restore 1 24 4 6 3 Standard CMOS Locations 1 25 4 7 System Management 1 25 4 7 1 Security Functions 1 26 4 7 2 Power Management 1 27 4 7 3 System Status 1 28 4 7 4 Thermal Sensing and Cooling 1 29 4 8 Register Map and Miscellaneous Functions 1 30 4 8 1 System I O Map 1 31 4 8 2 LPC47B397 I O Controller Functions 1 32 5 Input Output Int...

Page 5: ...odec 1 32 5 8 5 Audio Programming 1 33 5 8 6 Audio Specifications 1 35 5 9 Network Interface Controller 1 36 5 9 1 Wake On LAN Support 1 37 5 9 2 Alert Standard Format Support 1 37 5 9 3 Power Management Support 1 37 5 9 4 NIC Programming 1 38 5 9 5 NIC Connector 1 38 5 9 6 NIC Specifications 1 39 6 Integrated Graphics Subsystem 6 1 Introduction 1 1 6 2 Functional Description 1 2 6 2 1 Video Memor...

Page 6: ...Memory Detection and Configuration 1 4 8 3 4 Boot Error Codes 1 5 8 4 Setup Utility 1 6 8 5 Client Management Functions 1 14 8 5 1 System ID and ROM Type 1 16 8 5 2 EDID Retrieve 1 16 8 5 3 Temperature Status 1 17 8 5 4 Drive Fault Prediction 1 17 8 6 PnP Support 1 18 8 6 1 SMBIOS 1 19 8 7 Power Management Functions 1 19 8 7 1 Independent PM Support 1 20 8 8 USB Legacy Support 1 21 A Error Message...

Page 7: ...ching through the document A color monitor will also allow the user to view the color shading used to highlight differential data A softcopy of the latest edition of this guide is available for downloading in pdf file format at the URL listed below www hp com Viewing the file requires a copy of Adobe Acrobat Reader available at no charge from Adobe Systems Inc at the following URL www adobe com Wh...

Page 8: ...1 2 361834 002 Technical Reference Guide Introduction 1 3 Model Numbering Convention The model numbering convention or HP systems is as follows ...

Page 9: ...mits for a parameter are shown using the following methods 1 5 3 Register Notation and Usage This guide uses standard Intel naming conventions in discussing the microprocessor s CPU internal registers Registers that are accessed through programmable I O using an indexing scheme are indicated using the following format In the example above register 03C5 17h is accessed by writing the index port val...

Page 10: ...e Interrupt Controller APM advanced power management AOL Alert On LAN ASIC application specific integrated circuit ASF Alert Standard Format AT 1 attention modem commands 2 286 based PC architecture ATA AT attachment IDE protocol ATAPI ATA w packet interface extensions AVI audio video interleaved AVGA Advanced VGA AWG American Wire Gauge specification BAT Basic assurance test BCD binary coded deci...

Page 11: ...DOS compatibility hole DDC Display Data Channel DDR Double data rate memory DIMM dual inline memory module DIN Deutche IndustriNorm connector type DIP dual inline package DMA direct memory access DMI Desktop management interface dpi dots per inch DRAM dynamic random access memory DRQ data request DVI Digital video interface dword Double word 32 bits EDID extended display identification data EDO ex...

Page 12: ...ground GPIO general purpose I O GPOC general purpose open collector GART Graphics address re mapping table GUI graphic user interface h hexadecimal HW hardware hex hexadecimal Hz Hertz cycles per second ICH I O controller hub IDE integrated drive element IEEE Institute of Electrical and Electronic Engineers IF interrupt flag I F interface IGC integrated graphics controller in inch INT interrupt I ...

Page 13: ...dia extensions MPEG Motion Picture Experts Group ms millisecond MSb MSB most significant bit most significant byte mux multiplex MVA motion video acceleration MVW motion video window n variable parameter value NIC network interface card controller NiMH nickel metal hydride NMI non maskable interrupt NRZI Non return to zero inverted ns nanosecond NT nested task flag NTSC National Television Standar...

Page 14: ...nly memory PTR pointer RAM random access memory RAS row address strobe rcvr receiver RDRAM Direct Rambus DRAM RGB red green blue monitor input RH Relative humidity RMS root mean square ROM read only memory RPM revolutions per minute RTC real time clock R W Read Write SATA Serial ATA SCSI small computer system interface SDR Singles data rate memory SDRAM Synchronous Dynamic RAM SDVO Serial digital ...

Page 15: ...ons STN super twist pneumatic SVGA super VGA SW software TAD telephone answering device TAFI Temperature sensing And Fan control Integrated circuit TCP tape carrier package TF trap flag TFT thin film transistor TIA Telecommunications Information Administration TPE twisted pair ethernet TPI track per inch TTL transistor transistor logic TV television TX transmit UART universal asynchronous receiver...

Page 16: ...t VESA Video Electronic Standards Association VGA video graphics adapter VLSI very large scale integration VRAM Video RAM W watt WOL Wake On LAN WRAM Windows RAM ZF zero flag ZIF zero insertion force socket Table 1 1 Acronyms and Abbreviations Acronym or Abbreviation Description ...

Page 17: ...hasize performance along with industry compatibility These models feature architectures incorporating the PCI bus All models are easily upgradeable and expandable to keep pace with the needs of the office enterprise Figure 2 1 HP Compaq dx61xx and dc71xx Series Business Desktop Computers This chapter includes the following topics Features 2 2 page 2 2 Mechanical design 2 3 page 2 4 System architec...

Page 18: ...0 DIMM support on dx6120 models IDE controller providing serial and parallel ATA support Hard drive fault prediction Eight USB 2 0 ports Audio processor with one headphone output one microphone input and one line input Network interface controller providing 10 100 1000Base T support Plug n Play compatible with ESCD support Intelligent Manageability support Energy Star compliant Security features i...

Page 19: ...res adapter 8 Some MT SKUs shipped with 340 watt power supplies Table 2 1 Difference Matrix by Form Factor USDT SFF ST MT CMT Series dc7100 dc7100 dx6100 dx6120 dx6100 dx6120 dc7100 System Board Type custom custom custom µATX µATX Serial and parallel ports Optional 1 Standard Standard Standard Standard Memory of sockets Maximum memory Memory type 3 3 GB DDR 4 4 GB DDR 4 4 GB DDR DDR2 4 4 GB DDR DD...

Page 20: ...an a minitower Convertible Minitower CMT an ATX type unit providing the most expandability and being adaptable to desktop horizontal or floor standing vertical placement The following subsections describe the mechanical physical aspects of models ÄCAUTION Voltages are present within the system unit whenever the unit is plugged into a live AC outlet regardless of the system s Power On condition Alw...

Page 21: ...anel components of the Ultra Slim Desktop USDT format factor Figure 2 2 HP Compaq dc7100 USDT Front View Item Description Item Decription 1 MultiBay device bay 5 USB ports 7 8 2 MultiBay device eject lever 6 Power LED 3 Microphone audio In jack 7 MultiBay device HD activity LED 4 Headphone audio Out jack 8 Power button ...

Page 22: ...q dc7100 SFF Front View Item Description Item Decription 1 Diskette drive activity LED 7 Microphone audio In jack 2 Diskette drive media door 8 Headphone audio Out jack 3 CD ROM drive acitvity LED 9 USB ports 7 8 4 Diskette drive eject button 10 Hard drive activity LED 5 CD ROM media tray 11 Power LED 6 CD ROM drive open close button 12 Power button ...

Page 23: ...Compaq dx6100 ST Front View Item Description Item Decription 1 Micorphone audio In jack 7 Diskette drive activity LED 2 Headphone audio Out jack 8 Diskette media door 3 USB ports 7 8 9 CD ROM drive acitvity LED 4 hard drive activity LED 10 Diskette drive eject button 5 Power LED 11 CD ROM media tray 6 Power button 12 CD ROM drive open close button ...

Page 24: ...Compaq dx6100 MT Front View Item Description Item Decription 1 CD ROM drive 7 CD ROM drive open close button 2 CD ROM drive activity LED 8 Power button 3 Diskette drive media door 9 Power LED 4 Diskette drive activity LED 10 Hard drive activity LED 5 Diskette drive eject button 11 Headphone audio Out jack 6 USB ports 7 8 12 Microphone audio In jack ...

Page 25: ...6 HP Compaq dc7100 CMT Front View Item Description Item Decription 1 CD ROM drive 7 CD ROM drive open close button 2 CD ROM drive activity LED 8 Power button 3 Diskette drive media door 9 Power LED 4 Diskette drive activity LED 10 USB ports 7 8 5 Diskette drive eject button 11 Headphone audio Out jack 6 Hard drive activity LED 12 Microphone audio In jack ...

Page 26: ...f the USDT form factor Figure 2 7 HP Compaq dc7100 USDT Rear View Item Description Item Description 1 NIC LAN connector RJ 45 6 Mouse connector PS 2 2 VGA monitor connector DB 15 7 Keyboard connector PS 2 3 AC input connector 8 Line audio In 4 USB ports 1 2 9 Headphone Speaker audio Out 5 USB ports 3 6 ...

Page 27: ...ith card cage Accepts two full height PCI 2 3 cards only Figure 2 8 HP Compaq dc7100 SFF Rear Views Item Description Item Description 1 NIC LAN connector RJ 45 7 VGA monitor connector DB 15 2 USB ports 3 6 8 Mouse connector PS 2 3 Parallel port DB 25 9 Keyboard connector PS 2 4 Serial port DB 9 10 Line audio In 5 AC input connector 11 Headphone Speaker audio Out 6 USB ports 1 2 SFF chassis without...

Page 28: ...With card cage Accepts two full height PCI 2 3 cards only Figure 2 9 HP Compaq dc7100 ST Rear Views ST chassis with card cage ST chassis without card cage Item Description Item Description 1 AC input connector 7 Line audio In 2 Parallel port DB 25 8 Keyboard connector PS 2 3 USB ports 3 6 9 Mouse connector PS 2 4 NIC LAN connector RJ 45 10 VGA monitor connector DB 15 5 Serial port DB 9 11 USB port...

Page 29: ...0 HP Compaq dx6100 MT Rear View Item Description Item Description 1 AC voltage select switch 1 8 Mouse connector PS 2 2 AC line connector Microphone In jack 9 Parallel port connctor DB 25 3 Keyboard connector PS 2 10 USB ports 1 4 4 Serial port connector DB 9 11 Line audio Out jack 5 VGA monitor connector B 15 12 Line audio In jack 6 Microphone In jack 13 NIC LAN connector RJ 45 7 USB ports 5 6 ...

Page 30: ...7100 CMT Rear View Item Description Item Description 1 USB ports 5 6 7 Mouse connector PS 2 2 Microphone audio In 8 Parallel port connector DB 25 3 VGA monitor connector DB 15 9 USB ports 1 4 4 Serial port connector DB 9 10 Line audio Out jack 5 Keyboard connector PS 2 11 Line audio In jack 6 AC line connector 12 NIC LAN connector RJ 45 ...

Page 31: ...raining and or the maintenance and service guide for these systems UIltra Slim Desktop Chassis The Ultra Slim Desktop USDT chassis used for the HP Compaq dc7100 models uses a compact space saving form factor Figure 2 12 USDT Chassis Layout TopView Item Description Item Description 1 Power supply assembly 5 Chassis fan 2 DIMM sockets 3 6 MultiBay device 3 PCI card cage 7 Hard drive 4 Processor sock...

Page 32: ...o half height full length PCI 2 3 slots One PCI Express x16 graphics SDVO slot One PCI Express x1 slot With card cage Two full height full length PCI 2 3 slots NOTE 1 Accepts PCI E graphics or reversed layout ADD2 card Figure 2 13 SFF ST Chassis Layout Top Right Side Views Item Description Item Description 1 Power supply assembly 6 Card cage 2 DIMM sockets 4 7 Processor socket 3 PCI Express x1 slo...

Page 33: ...ots and all socketed system board components NOTE 1 Accepts PCI E graphics or normal layout ADD2 card Figure 2 14 MT Chassis Layout Left Side View 1 3 4 5 6 2 7 8 9 q Item Description Item Description 1 Power supply assembly 7 Speaker 2 Processor socket 8 PCI 2 3 slots 3 DIMM sockets 4 9 PCI Express x1 slot 4 DriveLock 10 PCI Express x16 graphics normal layout SDVO slot 1 5 Externally accessible d...

Page 34: ...ss to expansion slots and all socketed system board components NOTE 1 Accepts PCI E graphics or normal layout ADD2 card Figure 2 15 CMT Chassis Layout Left Side View Minitower configuration 1 3 4 5 6 2 7 8 9 q w Item Description Item Description 1 Power supply assembly 7 Speaker inside card guide assembly 2 Processor socket 8 Expansion board area 3 DIMM sockets 4 9 PCI 2 3 slots 4 DriveLock 10 PCI...

Page 35: ...ctor 3 Parallel port option header 13 Front panel USB port connector 4 Serial port A header 14 Chassis fan secondary connector 5 Password clear jumper header 15 Chassis fan primary connector 6 SATA 0 header 16 DIMM sockets 3 7 PCI 2 3 slot 17 MultiBay riser connector 8 Intenal speaker header 18 Power supply connector 9 Power supply VccP connector 19 Auxiliary audio input connector 10 Processor soc...

Page 36: ...ader 17 MultiBay connector 5 Password jumper 18 DIMM sockets 4 6 PCI Express x1 slot 19 CD Audio input connector 7 PCI Express x16 graphics reversed layout SDVO slot 20 Diskette drive connector 8 PCI 2 3 slots 21 PATA primary IDE connector 9 Power supply VccP connector 22 Auxiliary audio input connector 10 Processor socket 23 Power supply connector 11 Chassis fan primary connector 24 Cover lock so...

Page 37: ...ood sense header 2 5 Chassis fan header 20 Password clear jumper header 6 Power supply VccP connector 21 Power LED button HD LED header 7 Serial port B header 2 22 Serial ATA 1 connector 8 Processor socket 23 CMOS clear switch 9 Processor fan connector 24 Internal speaker connector 10 DIMM sockets 4 25 Auxiliary audio inpout connector 11 MultiBay conector 2 26 CD audio input connector 12 Diskette ...

Page 38: ...ion of system functionality Designed to compliment the latest Intel Pentium 4 processors the chipset serves the processor through a 800 MB Front Side Bus FSB Communication between the GMCH and ICH6 components occurs through the Direct Media Interface DMI The SFF ST MT and CMT form factors use the integrated graphics controller of the 82915G that may be upgraded through a PCI Express x16 graphics s...

Page 39: ...DDR2 SDRAM Ch B DDR DDR2 SDRAM LPC47B397 I O Cntlr Graphics Cntlr RGB Monitor Hard Drive USB Ports 1 8 Serial I F 1 Diskette I F Kybd Mouse I F x16 slot PEG 1 PCI Express x1 slot 1 SATA AC97 Audio Subsystem I F PATA PCI 2 3 slot s Keyboard NIC I F Mouse Floppy CD ROM AC97 I F LPC I F PCI Cntlr MultiBay Device DMI DMI Power Supply Note 1 SFF ST MT and CMT form factors only 2 82915GV for USDT form f...

Page 40: ... processor features Net Burst Architecture that uses hyper pipelined technology and a rapid execution engine that runs at twice the processor s core speed These systems employ a zero insertion force ZIF Socket T designed for mounting an LGA775 processor package Figure 2 20 Figure 2 20 Processor Socket and Processor Package To remove the processor 1 Remove the processore heat sink fan assembly not ...

Page 41: ...unction 82915G GV GMCH Intel Graphics Media Accelerator 900 integrated graphics controller PCI Express x16 graphics interface 915G only SDRAM controller supporting unbuffered non ECC PC2700 PC3200 DDR or PC2 3200 PC2 4300 DDR2 DIMMs depending on model 533 or 800 MHz FSB 82801EB ICH6 PCI 2 3 bus I F PCI Express x1 LPC bus I F SMBus I F IDE I F with SATA and PATA support AC 97 controller RTC CMOS IR...

Page 42: ...hree DIMM sockets supporting up to 3 GB of memory while all other form factors provide four DIMM sockets and support a total of four gigabytes of memory The maximum memory amounts stated above are with 1 GB memory modules using 1 Gb technology DIMMs Table 2 4 Support Component Functions Component Name Function LPC47B397 I O Controller Keyboard and pointing device I F Diskette I F Serial I F COM1an...

Page 43: ...rial interface is RS 232 C 16550 compatible and supports standard baud rates up to 115 200 as well as two high speed baud rates of 230K and 460K The parallel interface is Enhanced Parallel Port EPP1 9 and Enhanced Capability Port ECP compatible and supports bi directional data transfers 2 4 7 Universal Serial Bus Interface All models provide eight Universal Serial Bus USB ports with two ports acce...

Page 44: ...factor does not support a PCI Express x16 graphic slot and may only be upgraded through the PCI 2 3 slot 2 4 10 Audio Subsystem These systems use the integrated AC97 audio controller of the chipset and the ADI 1981B audio codec These systems include microphone and line inputs and headphone and line outputs and include a 3 watt output amplifier driving an internal speaker All models feature front p...

Page 45: ...of change 10 C Hr 24o to 140o F 30o to 60o C max rate of change 20 C Hr Shock w o damage 5 Gs 1 20 Gs 1 Vibration 0 000215 G2 Hz 10 300 Hz 0 0005 G2 Hz 10 500 Hz Humidity 10 90 Rh 28o C max wet bulb temperature 5 95 Rh 38 7o C max wet bulb temperature Maximum Altitude 10 000 ft 3048 m 2 30 000 ft 9144 m 2 Table 2 7 Electrical Specifications Parameter U S International Input Line Voltage Nominal Ma...

Page 46: ...uch as a monitor Table 2 8 Physical Specifications Parameter USDT ST SFF MT CMT 3 Height 2 95 in 7 49 cm 3 95 in 10 03 cm 3 95 in 10 03 cm 14 5 in 36 8 cm 17 65 in 44 8 cm Width 12 4 in 31 5 cm 13 3 in 33 78 cm 13 3 in 33 78 cm 6 88 in 17 5 cm 6 60 in 16 8 cm Depth 13 18 in 33 48 cm 14 9 in 37 85 cm 14 9 in 37 85 cm 16 31 in 41 1 cm 17 8 in 45 21 cm Weight 1 13 2 lb 2 6 0 kg 2 19 5 lb 8 8 kg 19 5 ...

Page 47: ...edia Type 3 5 in 1 44 MB 720 KB diskette Height 1 3 bay 1 in Bytes per Sector 512 Sectors per Track High Density Low Density 18 9 Tracks per Side High Density Low Density 80 80 Read Write Heads 2 Average Access Time Track to Track high low Average high low Settling Time Latency Average 3 ms 6 ms 94 ms 169 ms 15 ms 100 ms ...

Page 48: ...CD ROM 4 8 Kb s CD ROM CD R 1 5 6 Kb s Transfer Rate Writes N a CD R 2 4 Kbps sustained CD RW 1 5 Kbps sustained Capacity Mode 1 12 cm Mode 2 12 cm 8 cm 550 MB 640 MB 180 MB 650 MB 12 cm Center Hole Diameter 15 mm 15 mm Disc Diameter 8 12 cm 8 12 cm Disc Thickness 1 2 mm 1 2 mm Track Pitch 1 6 um 1 6 um Laser Beam Divergence Output Power Type Wave Length 1 5 0 14 mW GaAs 790 25 nm 53 5 1 5 53 6 0 ...

Page 49: ...SATA SATA Transfer Rate 150 MB s 150 MB s 150 MB s Drive Protection System Support Yes Yes Yes Typical Seek Time w settling Single Track Average Full Stroke 1 2 ms 8 0 ms 18 ms 0 8 ms 9 0 ms 17 ms 0 8 ms 9 ms 17 ms Disk Format logical blocks 78 165 360 156 301 488 320 173 056 Rotation Speed 5400 7200 5400 7200 7200 RPM Drive Fault Prediction SMART III SMART III SMART III ...

Page 50: ...2 34 361834 002 Technical Reference Guide System Overview ...

Page 51: ... models support PC2700 or PC3200 DDR memory and come standard with PC3200 DIMMs installed The dx6120 models support PC2 4300 DDR2 DIMMs only Figure 3 1 Processor Memory Subsystem Architecture This chapter includes the following topics Pentium 4 processor 3 2 page 3 2 Memory subsystem 3 3 page 3 4 Pentium 4 Processor 82915G GMCH Cntrl SDRAM XMM1 Ch A DIMM Ch A DIMM Ch B DIMM Ch B DIMM XMM3 XMM4 XMM...

Page 52: ...ted re occurring branches are detected in the main processing loop This feature allows instruction decoding to be removed from the main processing loop Rapid Execution Engine Arithmetic Logic Units ALUs run at twice 2x processing frequency for higher throughput and reduced latency 1 MB Advanced transfer L2 cache Using 32 byte wide interface at processing speed the large L2 cache provides a substan...

Page 53: ...e same type heatsink fan assembly as the original to ensure proper cooling The processor uses a PLGA775 package consisting of the processor die mounted upside down on a PC board This arrangement allows the heat sink to come in direct contact with the processor die The heat sink and attachment clip are specially designed provide maximum heat transfer from the processor component ÄCAUTION Attachment...

Page 54: ...hannel asymetric mode DIMMs installed for both channels but of unequal channel capacities Dual channel interleaved mode recommended DIMMs installed for both channels and offering equal channel capacities proving the highest performance These systems require DIMMs with the following parameters Unbuffered compatible with SPD rev 1 0 256 Mb 512 Mb and 1 Gb memory technology x8 and x16 DDR devices CAS...

Page 55: ... by the system board Table 3 1 DIMM Socket Loading Channel A Channel B Socket 1 Socket 2 1 Socket 3 Socket 4 Total 128 MB none none none 128 MB 128 MB none 128 MB none 256 MB dual channel 128 MB 128 MB 128 MB none 384 MB dual channel 128 MB 128 MB 128 MB 128 MB 512 MB dua channel 256 MB none none none 256 MB 256 MB none 256 MB none 512 MB dual channel 512 MB none none none 512 MB 512 MB none 512 M...

Page 56: ...on Notes Byte Description Notes 0 No of Bytes Written Into EEPROM 1 25 Min CLK Cycle Time at CL X 2 7 1 Total Bytes In EEPROM 2 26 Max Acc Time From CLK CL X 2 7 2 Memory Type 27 Min Row Prechge Time 7 3 No of Row Addresses On DIMM 3 28 Min Row Active to Delay 7 4 No of Column Addresses On DIMM 29 Min RAS to CAS Delay 7 5 No of Module Banks On DIMM 30 31 Reserved 6 7 Data Width of Module 32 61 Sup...

Page 57: ...north bridge be mapped to DRAM or to PCI space Graphics RAM area is mapped to PCI or AGP locations Figure 3 3 System Memory Map High BIOS Area DMI APIC PCI Top of DRAM 16 MB 4 GB TSEG IGC 1 32 MB DOS 640 KB FFFF FFFFh 1 MB Main BIOS 00FF FFFFh FFE0 0000h 000F FFFFh Base Memory Extended BIOS Legacy Video Expansion Area 0000 0000h 0010 0000h 0100 0000h Main Area F000 0000h Memory Area Memory Memory ...

Page 58: ...3 8 361834 002 Technical Reference Guide Processor Memory Subsystem ...

Page 59: ...tion refer to the appropriate PCI specification or the PCI web site www pcisig com These systems implement the following types of PCI buses PCI 2 3 Legacy parallel interface operating at 33 MHz PCI Express High performance interface capable of using multiple TX RX high speed lanes of serial data streams The PCI bus handles address data transfers through the identification of devices and functions ...

Page 60: ...I bus I O and Memory Cycles For I O and memory cycles a standard 32 bit address decode AD31 0 for byte level addressing is handled by the appropriate PCI device For memory addressing PCI devices decode the AD31 2 lines for dword level addressing and check the AD1 0 lines for burst linear incrementing mode In burst mode subsequent data phases are conducted a dword at a time with addressing assumed ...

Page 61: ... being serviced by a downstream bridge Figure 4 2 shows the configuration cycle format and how the loading of 0CF8h results in a Type 0 configuration cycle on the PCI bus The Device Number bits 15 11 determines which one of the AD31 11 lines is to be asserted high for the IDSEL signal which acts as a chip select function for the PCI device to be configured The function number CF8h bits 10 8 is use...

Page 62: ...15G GMCH Host DMI Bridge Host PCI Expr Bridge Integrated Graphics Cntlr 0 1 0 28 28 2 0 0 0 PCI Express x16 graphics slot 1 0 0 32 82801EB ICH6 PCI Bridge LPC Bridge IDE Controller Serial ATA Controller SMBus Controller USB I F 1 USB I F 2 USB I F 3 USB I F 4 USB 2 0 Controller AC97 Audio Controller AC97 Modem Controller Network Interface Controller PCI Express port 1 PCI Express port 2 1 1 0 0 1 ...

Page 63: ...nsaction with a target If the PCI device already owns the bus a request is not needed and the device can simply assert FRAME and conduct the transaction Table 4 3 shows the grant and request signals assignments for the devices on the PCI bus Not required Data required by PCI protocol Configuration Space Header PCI Configuration Space Type 1 Class Code Command 31 24 23 16 15 8 7 0 Revision ID Vendo...

Page 64: ...lization the PCI Express bus uses the same methods of device discovery and resource allocation that legacy PCI based operating systems and drivers are designed to use The use of PCI configuration space and the programmability of I O devices are also used in the same way as for legacy PCI buses The software driver layer provides read and write requests to the transaction layer for handling a data t...

Page 65: ... transmit one for receive Figure 4 4 PCI Express Bus Lane Each byte is transferred using 8b 10b encoding which embeds the clock signal with the data Operating at a 2 5 Gigabit transfer rate a single lane can provide a data flow of 200 MBps The bandwidth is increased if additional lanes are available for use During the initialization process two PCI Express devices will negotiate for the number of ...

Page 66: ...ir own specific firmware in ROM Such option ROM data if detected is loaded into system memory s DOS compatibility area refer to the system memory map shown in chapter 3 4 2 4 PCI Interrupts Eight interrupt signals INTA thru INTH are available for use by PCI devices These signals may be generated by on board PCI devices or by devices installed in the PCI slots For more information on interrupts inc...

Page 67: ... INTA 27 AD23 3 3 VDC 48 AD10 GND 07 INTB INTC 28 GND AD22 49 GND AD09 08 INTD 5 VDC 29 AD21 AD20 50 Key Key 09 PRSNT1 Reserved 30 AD19 GND 51 Key Key 10 RSVD 5 VDC 31 3 3 VDC AD18 52 AD08 C BE0 11 PRSNT2 Reserved 32 AD17 AD16 53 AD07 3 3 VDC 12 GND GND 33 C BE2 3 3 VDC 54 3 3 VDC AD06 13 GND GND 34 GND FRAME 55 AD05 AD04 14 RSVD 3 3 AUX 35 IRDY GND 56 AD03 GND 15 GND RST 36 3 3 VDC TRDY 57 GND AD...

Page 68: ... 10 3 3 Vaux 3 3 VDC 38 PETn5 GND 66 PETp12 GND 11 WAKE PERST 39 GND PERp5 67 PETn12 GND 12 RSVD GND 40 GND PERn5 68 GND PERp12 13 GND REFCLK 41 PETp6 GND 69 GND PERn12 14 PETp0 REFCLK 42 PETn6 GND 70 PETp13 GND 15 PETn0 GND 43 GND PERp6 71 PETn13 GND 16 GND PERp0 44 GND PERn6 72 GND PERp13 17 PRSNT2 PERn0 45 PETp7 GND 73 GND PERn13 18 GND GND 46 PETn7 GND 74 PETp14 GND 19 PETp1 RSVD 47 GND PERp7 ...

Page 69: ...or software means external to the microprocessor Maskable Interrupts The maskable interrupt is a hardware generated signal used by peripheral functions within the system to get the attention of the microprocessor Peripheral functions produce a unique INTA H PCI or IRQ0 15 ISA signal that is routed to interrupt processing logic that asserts the interrupt INTR input to the microprocessor The micropr...

Page 70: ... first Table 4 7 Maskable Interrupt Priorities and Assignments Priority Signal Label Source Typical 1 IRQ0 Interval timer 1 counter 0 2 IRQ1 Keyboard 3 IRQ8 Real time clock 4 IRQ9 Unused 5 IRQ10 PCI devices slots 6 IRQ11 Audio codec 7 IRQ12 Mouse 8 IRQ13 Coprocessor math 9 IRQ14 Primary IDE controller 10 IRQ15 Sec IDE I F controller not available on SATA units 11 IRQ3 Serial port COM2 12 IRQ4 Seri...

Page 71: ...ize latency and wired as follows NOTES 1 Connection internal to the ICH Will be reported by BIOS as using INTA but is NOT shared with other functions using INTA MT CMT form factors only SFF ST MT CMT form factors only The PCI interrupts can be configured by PCI Configuration Registers 60h 63h to share the standard ISA interrupts IRQn The APIC mode is supported by the Windows NT Windows 2000 and Wi...

Page 72: ... signals the NMI and the SMI These signals have service priority over all maskable interrupts with the SMI having top priority over all interrupts including the NMI NMI Generation The Non Maskable Interrupt NMI signal can be generated by one of the following actions Parity errors detected on a PCI bus activating SERR or PERR Microprocessor internal error activating IERRA or IERRB The SERR and PERR...

Page 73: ...tivity timers are monitored When a timer times out SMI is asserted and invokes the microprocessor s SMI handler The SMI handler works with the APM BIOS to service the SMI according to the cause of the timeout Although the SMI is primarily used for power management the interrupt is also employed for the QuickLock QuickBlank functions as well Bit Function 7 NMI Status 0 No NMI from system board pari...

Page 74: ...ity than those in controller 2 Note that channel 4 is not available for use other than its cascading function for controller 1 The DMA controller 2 can transfer words only on an even address boundary The DMA controller and page register define a 24 bit address that allows data transfers within the address space of the CPU In addition to device configuration each channel can be configured through P...

Page 75: ...bits bytes The words must always be addressed on an even boundary DMA controller 1 can move up to 64 Kbytes of data per DMA transfer DMA controller 2 can move up to 64 Kwords 128 Kbytes of data per DMA transfer Word DMA operations are only possible between 16 bit memory and 16 bit peripherals The RAM refresh is designed to perform a memory read cycle on each of the 512 row addresses in the DRAM me...

Page 76: ...sk Bits 00Fh 0DEh W Software DRQx Request 009h 0D2h W Base and Current Address Ch 0 000h 0C0h W Current Address Ch 0 000h 0C0h R Base and Current Word Count Ch 0 001h 0C2h W Current Word Count Ch 0 001h 0C2h R Base and Current Address Ch 1 002h 0C4h W Current Address Ch 1 002h 0C4h R Base and Current Word Count Ch 1 003h 0C6h W Current Word Count Ch 1 003h 0C6h R Base and Current Address Ch 2 004h...

Page 77: ...r from the power supply The battery is located in a battery holder on the system board and has a life expectancy of four to eight years When the battery has expired it is replaced with a Renata CR2032 or equivalent 3 VDC lithium battery 4 4 1 Clearing CMOS The contents of configuration memory including the Power On Password can be cleared by the following procedure 1 Turn off the unit 2 Disconnect...

Page 78: ...ss and release the power button 2 Immediately after releasing the power button in step 1 press and hold the power button until the unit powers down This action will be recorded as a Power Button Override event With the next startup sequence the BIOS will detect the occurrence of the Power Button Override event and will load the backup copy of NVRAM from the ROM to the CMOS The Power Button Overrid...

Page 79: ...e operating system and application software Table 4 12 Configuration Memory CMOS Map Location Function Location Function 00 0Dh Real time clock 24h System board ID 0Eh Diagnostic status 25h System architecture data 0Fh System reset code 26h Auxiliary peripheral configuration 10h Diskette drive type 27h Speed control external drive 11h Reserved 28h Expanded base mem size IRQ12 12h Hard drive type 2...

Page 80: ...Setup utility may be configured to be always changeable or changeable only by entering a password Refer to the previous procedure Power On Setup Password for clearing the Setup password Cable Lock Provision These systems include a chassis cutout on the rear panel for the attachment of a cable lock mechanism I O Interface Security The serial parallel USB and diskette interfaces may be disabled indi...

Page 81: ...e GPIO ports 44 and 45 of the LPC47B397 I O controller provide the lock and unlock signals to the solenoid A locked hood may be bypassed by removing special screws that hold the locking mechanism in place The special screws are removed with the Smart Cover Lock Failsafe Key 4 5 2 Power Management This system provides baseline hardware support of ACPI and APM compliant firmware and software Key pow...

Page 82: ...ng Off Off Graphics controller failure 2 Off Blinking Off System failure prior to graphics cntlr initialization 3 Off Off Blinking ROMPAQ diskette not present faulty or drive prob On Off Off Password prompt Off On Off Invalid ROM detected flash failed Blinking 4 Blinking 4 Blinking 4 Keyboard locked in network mode Blinking 5 Blinking 5 Blinking 5 Successful boot block ROM flash On 6 On 6 On 6 Tab...

Page 83: ...functionally is the same Typical cooling conditions include the following 1 Normal Low fan speed 2 Hot processor ASIC directs Speed Control logic to increase speed of fan s 3 Hot power supply Power supply increases speed of fan s 4 Sleep state Fan s turned off Hot processor or power supply will result in starting fan s The RPM speed of all fans is the result of the temperature of the CPU as sensed...

Page 84: ...9Fh DMA Controller 00A0 00B1h Interrupt Controller 2 00B2h 00B3h APM Control Status Ports 00B4 00BDh Interrupt Controller 00C0 00DFh DMA Controller 2 00F0h Coprocessor error register 0170 0177h IDE Controller 2 active only if standard I O space is enabled for primary drive 01F0 01F7h IDE Controller 1 active only if standard I O space is enabled for secondary drive 0278 027Fh Parallel Port LPT2 02E...

Page 85: ...16 lists the PnP standard control registers for the LPC47B397 NOTE For a detailed description of registers refer to appropriate SMC documentation Table 4 16 LPC47B397 I O Controller Control Registers Index Function Reset Value 02h Configuration Control 00h 03h Reserved 07h Logical Device Interface Select 00h Diskette Drive I F 01h Reserved 02h Reserved 03h Parallel I F 04h Serial I F UART 1 Port A...

Page 86: ...ensing The battery backed D latch logic internal to the LPC47B397 is connected to the hood sensor switch to record hood cover removal Hood lock unlock Supported on SFF ST and CMT form factors logic internal to the LPC47B397 controls the lock bar mechanism I O security The parallel serial and diskette interfaces may be disabled individually by software and the LPC47B397 s disabling register locked ...

Page 87: ...6 5 2 PATA SATA Interfaces These systems provide both legacy EIDE i e parallel ATA or PATA and serial ATA SATA interfaces All systems are shipped configured with SATA hard drives One 40 pin IDE connector is included on the system board The controller can be configured for the following modes of operation Programmed I O PIO mode CPU controls drive transactions through standard I O mapped registers ...

Page 88: ... PCI Conf Address Register Reset Value PCI Conf Addr Register Reset Value 00 01h Vender ID 8086h 0F 1Fh Reserved 0 s 02 03h Device ID 1 20 23h BMIDE Base Address 1 04 05h PCI Command 0000h 2C 2Dh Subsystem Vender ID 0000h 06 07h PCI Status 0280h 2E 2Fh Subsystem ID 0000h 08h Revision ID 00h 30 3Fh Reserved 0 s 09h Programming 80h 40 43h Pri Sec IDE Timing 0 s 0Ah Sub Class 01h 44h Slave IDE Timing...

Page 89: ...tems provide a standard 40 pin connector for a primary IDE device and in most factory configurations connects to a optical drive CD or DVD Some signals are re defined for UATA 33 and higher modes Device power is supplied through a separate connector Figure 5 1 40 Pin IDE PATA Connector Table 5 2 IDE Bus Master Control Registers I O Address Offset Size Bytes Register Default Value 00h 1 Bus Master ...

Page 90: ...scription Pin Signal Description 1 RESET Reset 21 DRQ DMA Request 2 GND Ground 22 GND Ground 3 DD7 Data Bit 7 23 IOW I O Write 1 4 DD8 Data Bit 8 24 GND Ground 5 DD6 Data Bit 6 25 IOR I O Read 2 6 DD9 Data Bit 9 26 GND Ground 7 DD5 Data Bit 5 27 IORDY I O Channel Ready 3 8 DD10 Data Bit 10 28 CSEL Cable Select 9 DD4 Data Bit 4 29 DAK DMA Acknowledge 10 DD11 Data Bit 11 30 GND Ground 11 DD3 Data Bi...

Page 91: ...e configuration SATA Configuration Registers The SATA controller is configured as a PCI device with bus mastering capability The PCI configuration registers for the SATA controller function PCI device 31 function 2 are listed in Table 5 4 Table 5 4 SATA PCI Configuration Registers 82801 Device 31 Function 2 PCI Conf Addr Register Reset Value PCI Conf Addr Register Reset Value 00 01h Vender ID 8086...

Page 92: ...in SATA connector is shown in the figure below Figure 5 2 7 Pin SATA Connector on system board Table 5 5 IDE Bus Master Control Registers I O Addr Offset Size Bytes Register Default Value 00h 1 Bus Master IDE Command Primary 00h 02h 1 Bus Master IDE Status Primary 00h 04h 4 Bus Master IDE Descriptor Pointer Primary 0000 0000h 08h 1 Bus Master IDE Command Secondary 00h 0Ah 2 Bus Master IDE Status S...

Page 93: ...drive controller Data transfers writes or reads with the diskette drive controller are by DMA using the DRQ2 and DACK2 signals for control The Results phase consists of the CPU reading a series of status bytes from the data register 3F5h 375h that indicate the results of the command Note that some commands do not have a Result phase in which case the Execution phase can be followed by a Command ph...

Page 94: ...eet for the LPC47B397 I O component Table 5 7 Diskette Drive Interface Configuration Registers Index Address Function R W Reset Value 30h Activate R W 01h 60 61h Base Address R W 03F0h 70h Interrupt Select R W 06h 74h DMA Channel Select R W 02h F0h DD Mode R W 02h F1h DD Option R W 00h F2h DD Type R W FFh F4h DD 0 R W 00h F5h DD 1 R W 00h ...

Page 95: ...3F0h 370h Status Register A 7 Interrupt pending 6 Reserved always 1 5 STEP pin status active high 4 TRK 0 status active high 3 HDSEL status 0 side 0 1 side 1 2 INDEX status active high 1 WR PRTK status 0 disk is write protected 0 Direction 0 outward 1 inward R 3F1h 371h Status Register B 7 6 Reserved always 1 s 5 DOR bit 0 status 4 Write data toggle 3 Read data toggle 2 WGATE status active high 1 ...

Page 96: ...Select Register DRSR 7 Software reset active high 6 Low power mode enable active high 5 Reserved 0 4 2 Precompensation select default 000 1 0 Data rate select 00 500 Kb s 01 300 Kb s 10 250 Kb s 11 2 1 Mb s R W 3F5h 375h Data Register 7 0 Data R W 3F6h 376h Reserved 3F7h 377h Digital Input Register DIR 7 DSK CHG status records opposite value of pin 6 0 Reserved 0 s Configuration Control Register C...

Page 97: ...EDIA ID Media identification 21 GND Ground 5 GND Ground 22 WR DATA Write data 6 DRV 4 SEL Drive 4 select 23 GND Ground 7 GND Ground 24 WR ENABLE Enable for WR DATA 8 INDEX Media index is detected 25 GND Ground 9 GND Ground 26 TRK 00 Heads at track 00 indicator 10 MTR 1 ON Activates drive motor 27 GND Ground 11 GND Ground 28 WR PRTK Media write protect status 12 DRV 2 SEL Drive 2 select 29 GND Grou...

Page 98: ...ace uses a DB 9 connector as shown in the following figure with the pinout listed in Table 5 10 Figure 5 4 Serial Interface Connector Male DB 9 as viewed from rear of chassis The standard RS 232 C limitation of 50 feet or less of cable between the DTE computer and DCE modem should be followed to minimize transmission errors Higher baud rates may require shorter cables 5 4 2 Serial Interface Progra...

Page 99: ...nction R W 30h Activate R W 60h Base Address MSB R W 61h Base Address LSB R W 70h Interrupt Select R W F0h Mode Register R W Table 5 12 Serial Interface Control Registers COM1 Addr COM2 Addr Register R W 3F8h 2F8h Receive Data Buffer Transmit Data Buffer Baud Rate Divisor Register 0 when bit 7 of Line Control Reg Is set R W W 3F9h 2F9h Baud Rate Divisor Register 1 when bit 7 of Line Control Reg Is...

Page 100: ...e system either waits for a status change or generates an error message 2 The system sends a byte of data to the Printer Data register then pulses the printer STROBE signal through the Printer Control register for at least 500 ns 3 The system then monitors the Printer Status register for acknowledgment of the data byte before sending the next byte In extended mode a direction control bit CTR 37Ah ...

Page 101: ...by the Extended Control register Two submodes of ECP allow the parallel port to be controlled by software In these modes the FIFO is cleared and not used and DMA and RLE are inhibited 5 5 4 Parallel Interface Programming Programming the parallel interface consists of configuration which typically occurs during POST and control which occurs during runtime Parallel Interface Configuration The parall...

Page 102: ...egisters and associated functions based on mode Base Address LPT1 378h LPT2 278h LPT3 3BCh Table 5 14 Parallel Interface Control Registers I O Address Register SPP Mode Ports EPP Mode Ports ECP Mode Ports Base Data LPT1 2 3 LPT1 2 LPT1 2 3 Base 1h Printer Status LPT1 2 3 LPT1 2 LPT1 2 3 Base 2h Control LPT1 2 3 LPT1 2 LPT1 2 3 Base 3h Address LPT1 2 Base 4h Data Port 0 LPT1 2 Base 5h Data Port 1 L...

Page 103: ...to Feed or Host Acknowledge 3 EPP mode user defined ECP modes Fault or Peripheral Req 4 EPP mode Reset ECP modes Initialize or Reverse Req Table 5 15 DB 25 Parallel Connector Pinout Pin Signal Function Pin Signal Function 1 STB Strobe Write 1 14 LF Line Feed 2 2 D0 Data 0 15 ERR Error 3 3 D1 Data 1 16 INIT Initialize Paper 4 4 D2 Data 2 17 SLCTIN Select In Address Strobe 1 5 D3 Data 3 18 GND Groun...

Page 104: ... command the 8042 clamps the clock signal from the keyboard for a minimum of 60 us If the keyboard is transmitting data at that time the transmission is allowed to finish When the 8042 is ready to transmit to the keyboard the 8042 pulls the data line low causing the keyboard to respond by pulling the clock line low as well allowing the start bit to be clocked out of the 8042 The data is then trans...

Page 105: ...other set of scan codes and sends an option byte after ACK is received 01h Mode 1 02h Mode 2 03h Mode 3 Read ID F2h Instructs the keyboard to stop scanning and return two keyboard ID bytes Set Typematic Rate Display F3h Instructs the keyboard to change typematic rate and delay to specified values Bit 7 Reserved 0 Bits 6 5 Delay Time 00 250 ms 01 500 ms 10 750 ms 11 1000 ms Bits 4 0 Transmission Ra...

Page 106: ...abling and speed parameters of the 8042 logic are affected through the PnP configuration registers of the LPC47B397 I O controller Enabling and speed control are automatically set by the BIOS during POST but can also be accomplished with the Setup utility and other software Set Keys Make Brake F8h Clears keyboard buffer and sets default scan code set 1 Set Keys Make F9h Clears keyboard buffer and ...

Page 107: ... bit 1 should also be checked to ensure space is available I O Port 60h I O port 60h is used for accessing the input and output buffers This register is used to send and receive data from the keyboard and the pointing device This register is also used to send the second byte of multi byte commands to the 8042 and to receive responses from the 8042 for commands that require a response A read of 60h...

Page 108: ...ommands to the 8042 Value Command Description 20h Put current command byte in port 60h 60h Load new command byte A4h Test password installed Tests whether or not a password is installed in the 8042 If FAh is returned password is installed If F1h is returned no password is installed A5h Load password This multi byte operation places a password in the 8042 using the following manner 1 Write A5h to p...

Page 109: ...eived C3h Poll Input Port Low This command directs the 8042 to place bits 3 0 of the input port into the lower half of the status byte on a continous basis until another command is received D0h Read output port This command directs the 8042 to transfer the contents of the output port to the output buffer so that they can be read at port 60h D1h Write output port This command directs the 8042 to pl...

Page 110: ...dentical both physically and electrically Figure 5 7 and Table 5 19 show the connector and pinout of the keyboard pointing device interface connectors Figure 5 7 PS 2 Keyboard or Pointing Device Interface Connector as viewed from rear of chassis Table 5 19 Keyboard Pointing Device Connector Pinout Pin Signal Description Pin Signal Description 1 DATA Data 4 5 VDC Power 2 NC Not Connected 5 CLK Cloc...

Page 111: ...B ports accessible at the front of the unit and six USB ports on the rear panel The USB ports are dynamically configured to either a USB 1 1 controller or the USB 2 0 controller depending on the capability of the peripheral device The 1 1 controllers provide a maximum transfer rate of 12 Mb s while the 2 0 controller provides a maximum transfer rate of 480 Mb s Figure 5 8 USB I F Block Diagram 828...

Page 112: ...s in out start of frame SOF setup data acknowledge stall preamble and the degree of error correction to be applied Address Field 7 bit field that provides source information required in token packets Endpoint Field 4 bit field that provides destination information required in token packets Frame Field 11 bit field sent in Start of Frame SOF packets that are incremented by the host and sent only at...

Page 113: ... 1 1 1 24D2h USB 1 1 2 24D4h USB 1 1 3 24D7h USB 1 1 4 24DDh USB 2 0 24DDh Table 5 20 USB Interface Configuration Registers PCI Config Address Register Reset Value PCI Config Address Register Reset Value 00 01h Vendor ID 8086h 0Eh Header Type 00h 02 03h Device ID 1 20 23h I O Space Base Address 1d 04 05h PCI Command 0000h 2C 2Dh Sub Vender ID 00h 06 07h PCI Status 0280h 3Ch Interrupt Line 00h 08h ...

Page 114: ...ector Female Table 5 21 USB Control Registers I O Address Register Default Value 00 01h Command 0000h 02 03h Status 0000h 04 05h Interupt Enable 0000h 06 07 Frame Number 0000h 08 0B Frame List Base Address 0000h 0Ch Start of Frame Modify 40h 10 11h Port 1 Status Control 0080h 12 13h Port 2 Status Control 0080h 18h Test Data 00h Table 5 22 USB Connector Pinout Pin Signal Description Pin Signal Desc...

Page 115: ... when using sub standard cable shorter lengths may be allowable and or necessary The shield chassis ground and power ground should be tied together at the host end but left unconnected at the device end to avoid ground loops Table 5 23 USB Cable Length Data Conductor Size Resistance Maximum Length 20 AWG 0 036 Ω 16 4 ft 5 00 m 22 AWG 0 057 Ω 9 94 ft 3 03 m 24 AWG 0 091 Ω 6 82 ft 2 08 m 26 AWG 0 14...

Page 116: ... designed for connection of a condenser microphone with an impedance of 10 K ohms This is the default recording input after a system reset On systems with both a front and rear microphone jack either jack is available for use but not simultaneously Line In This input uses a three conductor stereo mini jack that is specifically designed for connection of a high impedance 10k ohm audio source such a...

Page 117: ...ed by the 48 KHz SYNC signal which is derived from the clock signal and driven by the audio controller The SYNC signal is high during the frame s tag phase then falls during T17 and remains low during the data phase A frame consists of one 16 bit tag slot followed by twelve 20 bit data slots When asserted typically during a power cycle the RESET signal not shown will reset all audio registers to t...

Page 118: ... analog converter DAC The codec supports simultaneous record and playback of stereo left and right audio The Sample Rate Generator may be set for sampling frequencies up to 48 KHz The integrated analog mixer provides the computer control console functionality handling multiple audio inputs Figure 5 13 AD1981B Audio Codec Functional Block Diagram All inputs and outputs are two channel stereo except...

Page 119: ...tem Table 5 24 AC97 Audio Controller PCI Configuration Registers 82801 Device 31 Function 5 PCI Config Address Register Value on Reset PCI Config Address Register Value on Reset 00 01h Vendor ID 8086h 14 17h Native Audio Bus Mstr Addr 1 02 03h Device ID 24D5h 18 1Bh Reserved 1h 04 05h PCI Command 0000h 1C 2Bh Reserved 1h 06 07h PCI Status 0280h 2C 2Dh Subsystem Vender ID 0000h 08h Revision ID XXh ...

Page 120: ... Value On Reset Offset Address or Register Value On Reset Offset Address or Register Value On Reset 00h Reset 0100h 14h Video Vol 8808h 28h Ext Audio ID 0001h 02h Master Vol 8000h 16h Aux Vol 8808h 2Ah Ext Audio Ctrl Sts 0000h 04h Reserved 18h PCM Out Vol 8808h 2Ch PCM DAC SRate BB80h 06h Mono Mstr Vol 8000h 1Ah Record Sel 0000h 32h PCM ADC SRate BB80h 08h Reserved 1Ch Record Gain 8000h 34h Reserv...

Page 121: ...p Impedance Mic In Line In Line Out 1 K ohms nom 10 K ohms min 800 ohms Signal to Noise Ratio input to Line Out 90 db nom Frequency Response 3db to Line Output Line Input Mic Input A D PC record Line input Mic input D A PC playback 20 Hz 20 KHz 100 Hz 12 KHz 20 Hz 19 2 KHz 100 Hz 8 8 Khz 20 Hz 19 2 KHz Max Power Output with 10 THD Small Form Factor Slim Desktop Configurable Minitower 8 watts into ...

Page 122: ... Power management support for ACPI 1 1 PXE 2 0 WOL ASF 1 0 IPMI Cable testing capability Link and Activity LED indicator drivers The controller features high and low priority queues and provides priority packet processing for networks that can support that feature The controller s micro machine processes transmit and receive frames independently and concurrently Receive runt under sized frames are...

Page 123: ...network with an ASF compliant management console 5 9 3 Power Management Support The NIC features Wired for Management WfM support providing system wake up from network events WOL as well as generating system status messages AOL and supports ACPI power management environments The controller receives 3 3 VDC auxiliary power as long as the system is plugged into a live AC receptacle allowing support ...

Page 124: ...space The BIOS for the BCM5782 is contained within the HP Compaq BIOS in system ROM Refer to Broadcom documentation for details regarding BCM5782 register programming 5 9 5 NIC Connector Figure 5 14 shows the RJ 45 connector used for the NIC interface This connector includes the two status LEDs as part of the connector assembly Figure 5 15 Ethernet TPE Connector RJ 45 viewed from card edge 1 2 4 3...

Page 125: ...x 1 Gb s 1000BASE TX full duplex 2 Gb s Standards Compliance IEEE 802 2 IEEE 802 3 802 3x IEEE Intel priority packet 801 1p OS Driver Support MS DOS MS Windows 3 1 MS Windows 95 pre OSR2 98 and 2000 Professional XP Home XP Pro MS Windows NT 3 51 4 0 Novell Netware 3 x 4 x 5x Novell Netware IntraNetWare SCO UnixWare 7 Linux 2 2 2 4 PXE 2 0 Boot ROM Support Intel PRO 100 Boot Agent PXE 3 0 RPL F12 B...

Page 126: ...5 40 361834 002 Technical Reference Guide Input Output Interfaces ...

Page 127: ... into the PCI Express x16 or the PCI 2 3 slot The USDT form factor may be upgraded by installing graphics card into the PCI 2 3 slot An installed PCI Express or PCI 2 3 graphics controller card will be detected by the BIOS during the boot sequence and the integrated graphics controller of the 82915G GMCH will then be disabled refer to section 6 5 for more information on upgrading the graphics subs...

Page 128: ... onboard IGC All systems may be also be upgraded by installing a PCI graphics card in teh PCI 2 3 slot Figure 6 1 915G Based Graphics Block diagram The Integrated Graphics Controller provides the following functions Rapid pixel and texel rendering using special pipelines that allow 2D and 3D operations to overlap speeding up visual effects reducing the amount of memory for texture storage Zone ren...

Page 129: ...d in the PCI Express x16 graphics slot The IGC can support LVDS TMDS or TV output with the proper encoder option Special features of the integrated graphics controller include 333 MHz core engine 400 MHz 24 bit RAMDAC 2D engine supporting GDI alpha stretch blithering and color space conversion 3D engine supporting Z bias and up to 1600 x 1200 w 32 bit color 85 hz refresh Video DVD support The Inte...

Page 130: ...ts The DVMT of the 915G selects during the boot process the maximum graphics memory allocation possible according on the amount of system memory installed The actual amount of system memory used by the IGC in the extended or extreme modes will increase and decrease dynamically according to the needs of the graphics application The amount of memory used solely for graphics video may be reported in ...

Page 131: ...ding through the PCI Express x16 slot can provide digital monitor support and or dual monitor support allowing display cloning or extended desktop functionality Software drivers may need to be downloaded for specific cards Two SDVO channels are provided by the IGC for supporting two digital displays Existing option cards and drivers support one CRT and digital display Dual digital display support ...

Page 132: ...NOTES 1 Fuse automatically resets when excessive load is removed Table 6 1 DB 15 Monitor Connector Pinout Pin Signal Description Pin Signal Description 1 R Red Analog 9 PWR 5 VDC fused 1 2 G Blue Analog 10 GND Ground 3 B Green Analog 11 NC Not Connected 4 NC Not Connected 12 SDA DDC2 B Data 5 GND Ground 13 HSync Horizontal Sync 6 R GND Red Analog Ground 14 VSync Vertical Sync 7 G GND Blue Analog G...

Page 133: ...page 7 8 Signal distribution 7 4 page 7 13 7 2 Power Supply Assembly Control These systems feature a power supply assembly that is controlled through programmable logic Figure 7 1 Figure 7 1 Power Distribution and Control Block Diagram System Board Power Supply Power On CPU slots Chipsets Logic Front Bezel Voltage Regulators Assembly Fan PS On 5 VDC 12 VccP Power Button Spd 12 VDC 12 VDC 3 3 VDC D...

Page 134: ...it by the system board to 12 VDC 3 A and 12 Vcpu 12 5 A power planes NOTES Total continuous power should not exceed 240 watts Total surge power 10 seconds w duty cycle 5 should not exceed 260 watts 1 The minimum current loading figures apply to a PS On start up only Table 7 1 200 Watt USDT Power Supply Assembly Specifications Range or Tolerance Min Current Loading 1 Max Current Surge Current 2 Max...

Page 135: ...than 10 seconds with 12 volt tolerance 10 Table 7 3 300 Watt MT Power Supply Assembly Specifications Range Tolerance Min Current Loading 1 Max Current Surge Current 2 Max Ripple Input Line Voltage 115 VAC Setting 230 VAC Setting 90 132 VAC 180 264 VAC Line Frequency 47 63 Hz Constant Input AC Current 8 0 4 0A 3 3 VDC Output 5 0 1 A 18 0 A 19 0 A 50 mV 5 VDC Output 5 0 3 A 25 0 A 25 0 A 50 mV 5 AUX...

Page 136: ...lts In Off Negative pulse of which the falling edge results in power control logic asserting PS On signal to Power Supply Assembly which then initializes ACPI four second counter is not active On ACPI Disabled Negative pulse of which the falling edge causes power control logic to de assert the PS On signal ACPI four second counter is not active On ACPI Enabled Pressed and Released Under Four Secon...

Page 137: ...ull on operation Blinks green 0 5 Hz Suspend state S1 or suspend to RAM S3 Blinks red 2 times 1 Hz 1 Processor thermal shut down Check air flow fan operation and CPU heat sink Blinks red 3 times 1 Hz 1 Processor not installed Install or reseat CPU Blinks red 4 times 1 Hz 1 Power failure power supply is overloaded Check voltage selector if applicable stroage devices expansion cards and or system bo...

Page 138: ...rtion of the PME signal on the PCI bus Refer to Chapter 5 Network Support for more information Modem Ring A ring condition on a serial port can be detected by the power control logic and if so configured cause the PS On signal to be asserted Power Management Event A power management event that asserts the PME signal on the PCI bus can be enabled to cause the power control logic to generate the PS ...

Page 139: ...on To S0 by 2 OS Restart Required G0 S0 D0 System fully on OS and application is running all components Maximum N A No G1 S1 C1 D1 System on CPU is executing and data is held in memory Some peripheral subsystems may be on low power Monitor is blanked Low 2 sec after keyboard or pointing device action No G1 S2 3 C2 D2 Standby or suspend System on CPU not executing cache data lost Memory is holding ...

Page 140: ... factor NOTES Connectors not shown to scale All and values are VDC RTN Return signal ground sns sense GND Power ground RS Remote sense FO Fan off FSpd Fan speed FS Fan Sink FC Fan Command Vccp 12 VDC for CPU 1 This row represents pins 13 24 of connector P1 Figure 7 2 USDT Power Cable Diagram Conn Pin 1 Pin 2 Pin 3 Pin 4 Pin 5 Pin 6 Pin 7 Pin 8 Pin 9 Pin 10 Pin 11 Pin 12 P1 5 aux RTN 5 5 PS On RTN ...

Page 141: ...S Fan Sink POK Power OK power good VccP 12 for CPU 1 This row represents pins 13 24 of connector P1 Figure 7 3 SFF ST Power Cable Diagram Conn Pin 1 Pin 2 Pin 3 Pin 4 Pin 5 Pin 6 Pin 7 Pin 8 Pin 9 Pin 10 Pin 11 Pin 12 P1 5 aux RTN 5 5 PS On RTN Pwr Gd 3 3 3 3 Tach RTN Fan P1 1 12 5 sns RTN 5 5 3 3 RTN 3 3 sns 3 3 3 3 RTN 12 P2 5 RTN RTN 12 P3 RTN RTN RTN VccP VccP 12 P4 5 3 3 RTN 5 RTN 12 P6 12 RT...

Page 142: ...ood FC Fan Command 1 This row represents pins 13 24 of connector P1 Figure 7 4 MT Power Cable Diagram Conn Pin 1 Pin 2 Pin 3 Pin 4 Pin 5 Pin 6 Pin 7 Pin 8 Pin 9 Pin 10 Pin 11 Pin 12 P1 3 3RS 3 3 RTN 5 RTN 5 RTN POK 5 aux 12 12 3 3 P1 1 3 3 12 RTN PS On RTN RTN RTN Open 5 5 5 RTN P2 6 12 RTN RTN 5 P7 RTN RTN 12 12 P8 5 RTN RTN 12 P9 10 3 3 RTN 5 RTN 12 Power Supply 366307 P1 P2 P7 P6 P4 P9 P1 13 1 ...

Page 143: ... represents pins 13 24 of connector P1 Figure 7 5 CMT Power Cable Diagram The 340 watt power supply is also used on some MT SKUs Conn Pin 1 Pin 2 Pin 3 Pin 4 Pin 5 Pin 6 Pin 7 Pin 8 Pin 9 Pin 10 Pin 11 Pin 12 P1 3 3 3 3 RTN 5 RTN 5 RTN POK 5 aux 12 12 3 3 P1 1 RS 12 RTN PS On RTN RTN RTN Open 5 5 5 RTN P3 RTN RTN VccP VccP P4 5 9 10 3 3 RTN 5 08 RTN 12 P6 7 11 12 RTN RTN 5 P8 5 RTN RTN 12 Power Su...

Page 144: ...oard Figure 7 6 Low Voltage Supply and Distribution Diagram The VccP regulator produces the VccP processor core voltage according to the strapping of signals VID0 5 by the processor and may range from 0 8375 to 1 6 VDC Regulator Circuit Processor Chipset VccP 1 5 V Regulator DIMMs DIMMs Aux DDR 5 Aux PWR PWR 3 3 Aux 2 5 VDC 1 5 VDC 3 3 VDC VID 0 5 5 VDC 12 VDC 1 2 VDC Processor DIMMs 1 5 VDC Power...

Page 145: ...r header pinout Figure 7 7 USDT Form Factor Signal Distribution Diagram P8 12 VccP Power LED IDE I F P1 Power P6 P5 P3 Supply Assembly 3 3 5 12 VDC MultiBay Front Mouse PS On POK Hard Drive SATA Keyboard P60 P21 P23 Daughter Board Diskette I F CD Audio HD LED System Chassis Fan Speaker CD DVD or P24 Panel I O Module Board 356023 001 Power On J66 IDE I F USB 6 7 Tx Rx Kybd data Mic In HP Out Audio ...

Page 146: ...gnal Distribution Diagram P8 12 VccP Power LED P1 Power P6 P5 P3 Supply Assembly 3 3 5 12 VDC Front Mouse PS On POK Hard Drive SATA Keyboard P60 P20 P10 P23 IDE I F HD LED System Chassis Fan Speaker CD ROM P24 Panel I O Module Board 356033 001 Power On Diskette J66 J67 Diskette I F IDE I F USB 6 7 Tx Rx Kybd data Mic In HP Out Audio Mouse data ...

Page 147: ... P3 Supply Assembly 3 3 5 12 VDC Front Mouse PS On POK Hard Drive SATA Keyboard P60 P20 P10 P23 CD Audio HD LED System Chassis Fan Speaker CD ROM P24 Panel I O Module Board xxxxxx 001 Power On Diskette J66 J67 Diskette I F IDE I F USB 6 7 Tx Rx Kybd data Mic In HP Out Audio Mouse data J30 PCI Expansion PCI 2 3 I F Daughter Board 1 Notes 1 Applicable to CMT form factor only ...

Page 148: ...2 RX DATA 4 UART2 DSR 8 GND 6 UART2 RI 10 3 3V aux UART2 RTS 11 UART2 DCD 13 12 Comm B Detect 12V 15 14 12V Serial Port B Header P52 Hood Lock 1 GND 5 2 Coil Conn 4 12V 6 Hood Unlock Hood Lock Header P124 1 Hood SW Detect 2 GND 3 Hood Sensor Hood Sense Header P125 HD LED Cathode 1 HD LED Anode 3 GND5 2 PS LED Cathode 4 PS LED Anode 8 GND 6 Pwr Btn GND 11 Therm Diode A 13 12 NC Chassis ID0 9 14 The...

Page 149: ...dows 3 1 and Windows for Workgroups 3 11 Windows 95 98SE 2000 XP Professional and XP Home Windows NT 4 0 SP6 required for PnP support OS 2 ver 2 1 and OS 2 Warp SCO Unix DMI 2 1 Intel Wired for Management WfM ver 2 2 Alert On LAN AOL and Wake On LAN WOL ACPI and OnNow SMBIOS 2 3 1 PC98 99 00 and NetPC Intel PXE boot ROM for the integrated LAN controller BIOS Boot Specification 1 01 Enhanced Disk D...

Page 150: ... described in the section 8 3 2 This system includes 64 KB of write protected boot block ROM that provides a way to recover from a failed flashing of the system BIOS ROM If the BIOS ROM fails the flash check the boot block code provides the minimum amount of support necessary to allow booting the system from the diskette drive and re flashing the system ROM with a ROMPAQ diskette Note that if an a...

Page 151: ...voked at a command line for quickly flashing a known image as follows Flashi exe Image_Filename Background_Color Foreground_Color The utility checks to insure that the specified image meets the splash screen requirements listed above or it will not be loaded into the ROM 8 3 Boot Functions The BIOS supports various functions related to the boot process including those that occur during the Power O...

Page 152: ...pliant server 8 3 3 Memory Detection and Configuration This system uses the Serial Presence Detect SPD method of determining the installed DIMM configuration The BIOS communicates with an EEPROM on each DIMM through the SMBus to obtain data on the following DIMM parameters Presence Size Type Timing CAS latency PC133 capability Refer to Chapter 3 Processor Memory Subsystem for the SPD format and DI...

Page 153: ...d with PS 2 keyboard only Table 8 2 Boot Error Codes Visual 1 Audible Meaning Num Lock LED blinks 1 short 2 long beeps System memory not present or incompatible Scroll Lock LED blinks 2 long 1 short beeps Hardware failure before graphics initialization Caps Lock LED blinks 1 long 2 short beeps Graphics controller not present or failed to initialize Num Caps Scroll Lock LEDs blink 1 long 3 short be...

Page 154: ...ludes family name and version Chassis serial number Asset tracking number About Displays copyright information Set Time and Date Allows you to set system time and date Replicated Setup Save to Removable Media Saves system configuration including CMOS to a formatted 1 44 MB diskette a USB flash media device or a diskette like device a storage device set to emulate a diskette drive Restore from Remo...

Page 155: ...TAPI Zip drive None treated as Other Diskette treated as diskette drive ATA Hard disk None treated as Other Disk treated as hard drive Legacy diskette No emulation options available CD ROM drive No emulation options available ATAPI LS 120 None treated as Other Diskette treated as diskette drive Default Values IDE SATA Multisector Transfers ATA disks only Specifies how many sectors are transferred ...

Page 156: ...ests with DMA data transfers When Disable is selected the BIOS will service ATA disk read and write requests with PIO data transfers SATA Emulation Allows you to choose how the SATA controller and devices are accessed by the operating system Separate IDE Controller is the default option Up to 4 SATA and 2 PATA devices may be accessed in this mode The SATA and PATA controllers appear as two separat...

Page 157: ... MS DOS operating system has started Shortcut to Temporarily Override Boot Order To boot one time from a device other than the default device specified in Boot Order restart the computer and press F9 when the monitor light turns green After POST is completed a list of bootable devices is displayed Use the arrow keys to select the preferred bootable device and press Enter The computer then boots fr...

Page 158: ...nt USB ports system audio network controllers some models MultiBay devices some models SMBus controller some models and SCSI controllers some models Network Service Boot Enables disables the computer s ability to boot from an operating system installed on a network server Feature available on NIC models only the network controller must reside on the PCI bus or be embedded on the system board Syste...

Page 159: ...to write to the MBR on the current bootable disk Each time the computer is powered on or rebooted the BIOS compares the MBR of the bootable disk to the previously saved MBR If changes are detected you are given the option of saving the MBR on the current bootable disk restoring the previously saved MBR or disabling MBR security You must know the setup password if one is set Disable MBR Security be...

Page 160: ...certain operating systems to reduce processor voltage and frequency when the current software load does not require the full capabilities of the processor Idle Power Savings Extended Normal Allows certain operating systems to decrease the processors power consumption when the processor is idle ACPI S3 Support Enables or disables ACPI S3 support ACPI S3 Hard Disk Reset Enabling this causes the BIOS...

Page 161: ... message before loading options ROMs This feature is supported on select models only Remote wakeup boot source remote server local hard drive After Power Loss off on previous state After power loss if you connect your computer to an electric power strip and would like to turn on power to the computer using the switch on the power strip set this option to ON If you turn off power to your computer u...

Page 162: ...is feature if booting to WinNT BIOS Power On Allows you to set the computer to turn on automatically at a time you specify Onboard Devices Allows you to set resources for or disable onboard system devices diskette controller serial port or parallel port PCI Devices Lists currently installed PCI devices and their IRQ settings Allows you to reconfigure IRQ settings for these devices or to disable th...

Page 163: ... LED blink pattern that uniquely identifies each sleep state Integrated Video enable disable Allows you to use integrated video and PCI Up Solution video at the same time available on select models only Inserting a PCI or PCI Express video card automatically disables Integrated Video When PCI Express video is on Integrated Video must remain disabled Monitor Tracking enable disable Allows ROM to sa...

Page 164: ...s 3 Calling the client management service to perform the desired function The BIOS32 Service Directory is a 16 byte block that begins on a 16 byte boundary between the physical address range of 0E0000h 0FFFFFh The following subsections provide a brief description of key Client Management functions Table 8 4 Client Management Functions INT15 AX Function Mode E800h Get system ID Real 16 32 bit Prot ...

Page 165: ...s of a system s interior temperature This function allows an application to check whether the temperature situation is at a Normal Caution or Critical condition 8 5 3 Drive Fault Prediction The BIOS directly supports Drive Fault Prediction for IDE ATA type hard drives This feature is provided through two Client Management BIOS calls Function INT 15 AX E817h is used to retrieve a 512 byte block of ...

Page 166: ...5 AX E841h BH 01h 3 Call PnP Get Static Configuration for each devnode and display the defaults 4 If the user chooses to save the configuration no further action is required The system board devices will be configured at the next boot If the user wants to abandon the changes then the application must call PnP function 02 Set System Device Node for each devnode with bit 1 of the control flag set fo...

Page 167: ...n a system with an OS that does not include a USB driver On such a system a keystroke will generate an SMI and the SMI handler will retrieve the data from the device and convert it to PS 2 data The data will be passed to the keyboard controller and processed as in the PS 2 interface Changing the delay and or typematic rate of a USB keyboard though BIOS function INT 16 is not supported Type Data 0 ...

Page 168: ...8 20 361834 002 Technical Reference Guide BIOS ROM ...

Page 169: ...e A 1 apply only to HP branded models NOTES 1 PS 2 keyboard only Table A 1 Beep Keyboard LED Codes Beeps LED 1 Probable Cause 1 short 2 long NUM lock blinking Base memory failure 1 long 2 short CAP lock blinking Video graphics controller failure 2 long 1 short Scroll lock blinking System failure prior to video initialization 1 long 3 short None Boot block executing None All three blink in sequence...

Page 170: ...3 Incompatible Memory Module BIOS detected installed DIMM s as being not compatible 214 DIM Configuration Warning A specific error has occurred in a memory device installed in the identified socket 216 Memory Size Exceeds Max Installed memory exceeds the maximum supported by the system 217 DIMM Configuration Warning Unbalanced memory configuration 219 ECC Memory Module Detected ECC Modules not sup...

Page 171: ... Not Detected Cable from serial port header to I O connector is missing or not connected properly 1157 Front Cables Not Detected Cable from front panel USB and audio connectors is missing or not connected properly 1720 SMART Hard Drive Detects Imminent Failure SMART circuitry on an IDE drive has detected possible equipment failure 1721 SMART SCSI Hard Drive Detects Imminent Failure SMART circuitry...

Page 172: ... Master Boot Record Backup Has Been Lost Backup copy of the hard drive master boot record is corrupted Use Setup to restore the backup from the hard drive 1999 Master Boot Record Has Changed Press Any Key To Enter Setup to Restore the MBR If Master Boot Record Security is enabled this message indicates that the MBR has changed since the backup was made 2000 Master boot Record hard drive has change...

Page 173: ...Fast mode out of range 105 04 Port 61 bit 1 not at zero 112 04 Speed test unable to enter Slow mode 105 05 Port 61 bit 0 not at zero 112 05 Speed test unable to enter Mixed mode 105 06 Port 61 bit 5 not at one 112 06 Speed test unable to enter Fast mode 105 07 Port 61 bit 3 not at one 112 07 Speed test system error 105 08 Port 61 bit 1 not at one 112 08 Unable to enter Auto mode in speed test 105 ...

Page 174: ...iled 203 02 Error while saving block in read write test 203 03 Error while restoring block in read write test 204 01 Memory address test failed 204 02 Error while saving block in address test 204 03 Error while restoring block in address test 204 04 A20 address test failed 204 05 Page hit address test failed 205 01 Walking I O test failed 205 02 Error while saving block in walking I O test 205 03 ...

Page 175: ...test failed 303 06 LED test LED command test failed 301 02 Kybd short test interface test failed 303 07 LED test LED command test failed 301 03 Kybd short test echo test failed 303 08 LED test command byte restore test failed 301 04 Kybd short test kybd reset failed 303 09 LED test LEDs failed to light 301 05 Kybd short test kybd reset failed 304 01 Keyboard repeat key test failed 302 xx Failed in...

Page 176: ...ted interrupt received 402 06 Loopback test and cntrl reg failed 402 01 Printer pattern test failed 402 07 Loopback tst data cntrl reg failed 403 xx Printer pattern test failed 402 08 Interrupt test failed 404 xx Parallel port address conflict 402 09 Interrupt test and data reg failed 498 00 Printer failed or not connected 402 10 Interrupt test and control reg failed Table A 7 Video Graphics Error...

Page 177: ... media ID error run Setup 608 xx Diskette drive write protect test Table A 8 Diskette Drive Error Messages Message Probable Cause Message Probable Cause 6xx 01 Exceeded maximum soft error limit 6xx 20 Failed to get drive type 6xx 02 Exceeded maximum hard error limit 6xx 21 Failed to get change line status 6xx 03 Previously exceeded max soft limit 6xx 22 Failed to clear change line status 6xx 04 Pr...

Page 178: ...ization failure 1101 04 Data line fault 1109 02 Clock register rollover failure 1101 05 UART cntrl signal failure 1109 03 Clock reset failure 1101 06 UART THRE bit failure 1109 04 Input line or clock failure 1101 07 UART Data RDY bit failure 1109 05 Address line fault 1101 08 UART TX RX buffer failure 1109 06 Data line fault 1101 09 Interrupt circuit failure 1150 xx Comm port setup error run Setup...

Page 179: ...cuit failure 1205 XX Modem auto answer test 1201 10 COM1 set to invalid inturrupt 1205 01 Time out waiting for SYNC 5 1201 11 COM2 set to invalid 1205 02 Time out waiting for response 5 1201 12 DRVR RCVR control signal failure 1205 03 Data block retry limit reached 5 1201 13 UART control signal interrupt failure 1205 04 RX exceeded carrier lost limit 1201 14 DRVR RCVR data failure 1205 05 TX excee...

Page 180: ... 1203 XX Modem external termination test 1210 05 TX exceeded carrier lost limit 1203 01 Modem external TIP RING failure 1210 06 Time out waiting for dial tone 1203 02 Modem external data TIP RING fail 1210 07 Dial number string too long 1203 03 Modem line termination failure 1210 08 Modem time out waiting for remote response 1204 XX Modem auto originate test 1210 09 Modem exceeded maximum redial l...

Page 181: ...uffer 17xx 09 Failed to format a track 17xx 59 Failed to read sector buffer 17xx 10 Failed diskette sector wrap during read 17xx 60 Failed uncorrectable ECC error 17xx 19 Cntlr failed to deallocate bad sectors 17xx 62 Failed correctable ECC error 17xx 40 Cylinder 0 error 17xx 63 Failed soft error rate 17xx 41 Drive not ready 17xx 65 Exceeded max bad sectors per track 17xx 42 Failed to recalibrate ...

Page 182: ...e controller test xx 71 Pri IDE controller address conflict xx 06 Hard drive ready test xx 72 Sec IDE controller address conflict xx 07 Hard drive recalibrate test xx 80 Disk 0 failure xx 08 Hard drive format bad track test xx 81 Disk 1 failure xx 09 Hard drive reset controller test xx 82 Pri IDE controller failure xx 10 Hard drive park head test xx 90 Disk 0 failure xx 14 Hard drive file write te...

Page 183: ...to erase cartridge 19xx 06 Tape write protect error 19xx 26 Cannot identify drive 19xx 07 Tape already Servo Written 19xx 27 Drive not compatible with controller 19xx 08 Unable to Servo Write 19xx 28 Format gap error 19xx 09 Unable to format 19xx 30 Exception bit not set 19xx 10 Format mode error 19xx 31 Unexpected drive status 19xx 11 Drive recalibration error 19xx 32 Device fault 19xx 12 Tape no...

Page 184: ...est failed 2409 01 320x200 mode color set 1 test failed 2425 01 EGA Mono graphics mode test failed 2410 01 640x200 mode test failed 2431 01 640x480 graphics mode test failed 2411 01 Screen memory page test failed 2432 01 320x200 256 color set test failed 2412 01 Gray scale test failed 2448 01 Advanced VGA controller test failed 2414 01 White screen test failed 2451 01 132 column AVGA test failed 2...

Page 185: ... Network Interface Error Messages Message Probable Cause Message Probable Cause 6000 xx Pointing device interface error 6054 xx Token ring configuration test failed 6014 xx Ethernet configuration test failed 6056 xx Token ring reset test failed 6016 xx Ethernet reset test failed 6068 xx Token ring int loopback test failed 6028 xx Ethernet int loopback test failed 6069 xx Token ring ext loopback te...

Page 186: ...9 Reserved 6nyy 41 SSI bus stayed busy 6nyy 10 Reserved 6nyy 42 ACK REQ lines bad 6nyy 11 Media soft error 6nyy 43 ACK did not deassert 6nyy 12 Drive not ready 6nyy 44 Parity error 6nyy 13 Media error 6nyy 50 Data pins bad 6nyy 14 Drive hardware error 6nyy 51 Data line 7 bad 6nyy 15 Illegal drive command 6nyy 52 MSG C D or I O lines bad 6nyy 16 Media was changed 6nyy 53 BSY never went busy 6nyy 17...

Page 187: ...ssage Probable Cause 8601 01 Mouse ID fails 8601 07 Right block not selected 8601 02 Left mouse button is inoperative 8601 08 Timeout occurred 8601 03 Left mouse button is stuck closed 8601 09 Mouse loopback test failed 8601 04 Right mouse button is inoperative 8601 10 Pointing device is inoperative 8601 05 Right mouse button is stuck closed 8602 xx I F test failed 8601 06 Left block not selected ...

Page 188: ...A 20 361834 002 Technical Reference Guide Error Messages and Codes ...

Page 189: ... at the end of the table Applications may interpret multiple keystroke accesses differently or ignore them completely Table B 1 ASCII Character Set Dec Hex Symbol Dec Hex Symbol Dec Hex Symbol Dec Hex Symbol 0 00 Blank 32 20 Space 64 40 96 60 1 01 33 21 65 41 A 97 61 a 2 02 34 22 66 42 B 98 62 b 3 03 35 23 67 43 C 99 63 c 4 04 36 24 68 44 D 100 64 d 5 05 ß 37 25 69 45 E 101 65 e 6 06 38 26 70 46 F...

Page 190: ...t 63 3F 95 5F _ 127 7F 1 128 80 Ç 160 A0 á 192 C0 224 E0 129 81 ü 161 A1 í 193 C1 225 E1 ß 130 82 é 162 A2 ó 194 C2 226 E2 131 83 â 163 A3 ú 195 C3 227 E3 132 84 ä 164 A4 ñ 196 C4 228 E4 133 85 à 165 A5 Ñ 197 C5 229 E5 134 86 å 166 A6 ª 198 C6 230 E6 µ 135 87 ç 167 A7 º 199 C7 231 E7 136 88 ê 168 A8 200 C8 232 E8 137 89 ë 169 A9 201 C9 233 E9 138 8A è 170 AA 202 CA 234 EA 139 8B ï 171 AB 203 CB 23...

Page 191: ...ps Lock active 91 93 Key w corresponding symbol 94 95 Shift and key w corresponding symbol 96 Key w corresponding symbol 97 126 Key w corresponding symbol or Shift and key w corresponding symbol and Caps Lock active 127 Ctrl 128 255 Alt and decimal digit s of desired character 145 91 æ 177 B1 209 D1 241 F1 146 92 Æ 178 B2 210 D2 242 F2 147 93 ô 179 B3 211 D3 243 F3 148 94 ö 180 B4 212 D4 244 F4 14...

Page 192: ...B 4 361834 002 Technical Reference Guide ASCII Character Set ...

Page 193: ...h each system Other types may be available as an option This appendix discusses only the keyboard unit The keyboard interface is a function of the system unit and is discussed in Chapter 5 Input Output Interfaces C 2 Keystroke Processing A functional block diagram of the keystroke processing elements is shown in Figure C 1 Power 5 VDC is obtained from the system through the PS 2 type interface The...

Page 194: ...ful completion of the POR and BAT a completion code AAh is sent to the CPU and the scanning process begins The keyboard processor includes a 16 byte FIFO buffer for holding scan codes until the system is ready to receive them Response and typematic codes are not buffered If the buffer is full 16 bytes held a 17th byte of a successive scan code results in an overrun condition and the overrun code r...

Page 195: ...urred The system uses the same timing relationships during reads typically with slightly reduced time periods The enhanced keyboard has three operating modes Mode 1 PC XT compatible Mode 2 PC AT compatible default Mode 3 Select mode keys are programmable as to make only break only typematic Modes can be selected by the user or set by the system Mode 2 is the default mode Each mode produces a diffe...

Page 196: ...e key layouts for keyboards shipped with HPsystems Actual styling details including location of the HP logo as well as the numbers lock caps lock and scroll lock LEDs may vary C 2 3 1 Standard Enhanced Keyboards Figure C 3 U S English 101 Key Keyboard Key Positions Figure C 4 National 102 Key Keyboard Key Positions 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 31 39...

Page 197: ...40 41 42 43 44 45 46 47 48 30 49 50 51 59 60 61 62 63 64 65 66 67 68 69 70 71 75 76 77 78 79 80 81 82 83 84 85 86 92 93 94 95 96 52 53 54 55 56 57 72 73 74 88 89 90 100 58 91 87 97 98 99 101 110 111 112 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 31 39 32 33 34 35 36 37 38 40 41 42 43 44 45 46 47 48 49 50 51 59 60 61 62 63 64 65 66 67 68 69 70 75 76 77 78 79 80 81...

Page 198: ... Windows Enhanced type keyboard that includes special buttons allowing quick internet navigation The Easy Access Keyboard uses the PS 2 type connection Main key positions same as Windows Enhanced Figures C 5 or C 6 Figure C 7 8 Button Easy Access Keyboard Layout Btn 1 Btn 2 Btn 3 Btn 4 Btn 5 Btn 6 Btn 7 Btn 8 ...

Page 199: ...d generate an interrupt that initiates a print routine This function may be inhibited by the application Scroll Lock The Scroll Lock key pos 15 when pressed and released invokes a BIOS routine that turns on the scroll lock LED and inhibits movement of the cursor When pressed and released again the LED is turned off and the function is removed This keystroke is always serviced by the BIOS as indica...

Page 200: ...quired twice if in the Windows environment initiates a system reset warm boot that is handled by the BIOS C 2 4 3 Windows Keystrokes Windows enhanced keyboards include three additional key positions Key positions 110 and 111 marked with the Windows logo have the same functionality and are used by themselves or in combination with other keys to perform specific hot key type functions for the Window...

Page 201: ...tionality described below All buttons may be re programmed by the user through the Easy Access utility 8 Button Easy Access Keyboard Button Description Default Function 1 Go to favorite web site Customer web site of choice 2 Go to AltaVista AltaVista web site 3 Search AltaVista search engine 4 Check Email Launches user Email 5 Business Community Industry specification info 6 Market Monitor Launche...

Page 202: ...itch closure couldn t be identified BAT Completion AAh Indicates to the system that the BAT has been successful BAT Failure FCh Indicates failure of the BAT by the keyboard Echo EEh Indicates that the Echo command was received by the keyboard Acknowledge ACK FAh Issued by the keyboard as a response to valid system inputs except the Echo and Resend commands Resend FEh Issued by the keyboard followi...

Page 203: ... required by the BIOS This mode was made necessary with the development of the Enhanced III keyboard which includes additional functions over earlier standard keyboards Applications should use BIOS function INT 16h with AH 10h 11h and 12h for obtaining codes and status data In Mode 2 the keyboard generates the Break code a two byte sequence that consists of a Make code immediately preceded by F0h ...

Page 204: ...0 3E 3E F0 3E 26 9 0A 8A 46 F0 46 46 F0 46 27 0 0B 8B 45 F0 45 45 F0 45 28 0C 8C 4E F0 4E 4E F0 4E 29 0D 8D 55 F0 55 55 F0 55 30 2B AB 5D F0 5D 5C F0 5C 31 Backspace 0E 8E 66 F0 66 66 F0 66 32 Insert E0 52 E0 D2 E0 AA E0 52 E0 D2 E0 2A 4 E0 2A E0 52 E0 D2 E0 AA 6 E0 70 E0 F0 70 E0 F0 12 E0 70 E0 F0 70 E0 12 5 E0 12 E0 70 E0 F0 70 E0 F0 12 6 67 na 33 Home E0 47 E0 D2 E0 AA E0 52 E0 D2 E0 2A 4 E0 2A...

Page 205: ...F0 4D 50 1A 9A 54 F0 54 54 F0 54 51 1B 9B 5B F0 5B 5B F0 5B 52 Delete E0 53 E0 D3 E0 AA E0 53 E0 D3 E0 2A 4 E0 2A E0 53 E0 D3 E0 AA 6 E0 71 E0 F0 71 E0 F0 12 E0 71 E0 F0 71 E0 12 5 E0 12 E0 71 E0 F0 71 E0 F0 12 6 64 F0 64 53 End E0 4F E0 CF E0 AA E0 4F E0 CF E0 2A 4 E0 2A E0 4F E0 CF E0 AA 6 E0 69 E0 F0 69 E0 F0 12 E0 69 E0 F0 69 E0 12 5 E0 12 E0 69 E0 F0 69 E0 F0 12 6 65 F0 65 54 Page Down E0 51 ...

Page 206: ... 4B 69 27 A7 4C F0 4C 4C F0 4C 70 28 A8 52 F0 52 52 F0 52 71 Enter 1C 9C 5A F0 5A 5A F0 5A 72 4 4B CB 6 6B F0 6B 6 6B na 6 73 5 4C CC 6 73 F0 73 6 73 na 6 74 6 4D CD 6 74 F0 74 6 74 na 6 75 Shift left 2A AA 12 F0 12 12 F0 12 76 Z 2C AC 1A F0 1A 1A F0 1A 77 X 2D AD 22 F0 22 22 F0 22 78 C 2E AE 21 F0 21 21 F0 21 79 V 2F AF 2A F0 2A 2A F0 2A 80 B 30 B0 32 F0 32 32 F0 32 81 N 31 B1 31 F0 31 31 F0 31 8...

Page 207: ...a 96 Ctrl right E0 1D E0 9D E0 14 F0 E0 14 58 na 97 E0 4B E0 CB E0 AA E0 4B E0 CB E0 2A 4 E0 2A E0 4B E0 CB E0 AA 6 E0 6B Eo F0 6B E0 F0 12 E0 6B E0 F0 6B E0 12 5 E0 12 E0 6B E0 F0 6B E0 F0 12 6 61 F0 61 98 E0 50 E0 D0 E0 AA E0 50 E0 D0 E0 2A 4 E0 2A E0 50 E0 D0 E0 AA 6 E0 72 E0 F0 72 E0 F0 12 E0 72 E0 F0 72 E0 12 5 E0 12 E0 72 E0 F0 72 E0 F0 12 6 60 F0 60 99 E0 4D E0 CD E0 AA E0 4D E0 CD E0 2A 4 ...

Page 208: ...0 27 E0 F0 27 E0 12 5 E0 12 E0 27 E0 F0 27 E0 F0 12 6 8C F0 8C 112 Win Apps 7 E0 5D E0 DD E0 AA E0 5D E0 DD E0 2A 4 E0 2A E0 5D E0 DD E0 AA 6 E0 2F E0 F0 2F E0 F0 12 E0 2F E0 F0 2F E0 12 5 E0 12 E0 2F E0 F0 2F E0 F0 12 6 8D F0 8D Btn 1 8 E0 1E E0 9E E0 1C E0 F0 1C 95 F0 95 Btn 2 8 E0 26 E0 A6 E0 4B E0 F0 4B 9C F0 9C Btn 3 8 E0 25 E0 A5 E0 42 E0 F0 42 9D F0 9D Btn 4 8 E0 23 E0 A3 E0 33 E0 F0 33 9A ...

Page 209: ...Systems that do not provide a PS 2 interface will ship with a USB keyboard For a detailed description of the PS 2 and USB interfaces refer to Chapter 5 Input Output of this guide The keyboard cable connectors and their pinouts are described in the following figures Figure C 9 PS 2 Keyboard Cable Connector Male Figure C 10 USB Keyboard Cable Connector Male Pin Function 1 Data 2 Not connected 3 Grou...

Page 210: ...C 18 361834 002 Technical Reference Guide Keyboard ...

Page 211: ...te Drive Connector 4 11 diskette drive interface 4 7 F file Computer Setup heading 8 6 G graphics subsystem 6 1 H header pinouts 7 16 I I O map 4 26 IDE PATA Connector 4 3 integrated graphics controller IGC 6 2 interrupts hardware 4 11 interrupts PCI 4 13 K keyboard interface 5 24 L LED indications 4 24 8 5 M Memory 3 4 memory allocation 3 4 memory map 3 7 model numbering 1 2 mouse interface 5 24 ...

Page 212: ...ver Lock 2 23 Smart Cover Sensor 2 22 SMBIOS 8 19 SPD address map 3 6 specifications physical 2 32 storage Computer Setup heading 7 system ID 8 17 T Temperature Status 8 17 U Universal Serial Bus USB interface 5 25 upgrading BIOS 8 2 upgrading graphics 6 5 USB 5 25 V VGA connector 6 6 W Web sites Adobe Systems Inc 1 1 HP 1 1 Intel Corporation 1 1 Standard Microsystems Corporation 1 1 USB user grou...

Reviews:

No comments

Related manuals for Compaq dc71 Series

Brand: Challenger Pages: 96

Brand: IBM Pages: 102

Brand: Risecom Corporation Pages: 32

Master MP1-11TGS Series

Brand: MiTAC Pages: 2

MICROS Compact Workstation 310

Brand: Oracle Pages: 2

Ferrari 1000 Series

Brand: Acer Pages: 123

Brand: Acer Pages: 112

Brand: Vivo Pages: 4

Brand: Toshiba Pages: 217

Satellite A100 Series

Brand: Toshiba Pages: 294

Satellite A300 Series

Brand: Toshiba Pages: 263

Satellite A20 Series

Brand: Toshiba Pages: 495

Satellite 1400 Series

Brand: Toshiba Pages: 528

Pavilion p6720f

Brand: HP Pages: 2

Pavilion p6710f

Brand: HP Pages: 2

Pavilion Media Center m260

Brand: HP Pages: 1

Brand: HP Pages: 1

Pavilion k300 - Desktop PC

Brand: HP Pages: 2

Brands by name

0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

Popular brands

Load more brands