![background image](http://html.mh-extra.com/html/hp/81101a/81101a_reference-manual_163946098.webp)
98
Specifications
HP 81101A Specifications
Clock / PLL Reference Input
Rear panel BNC connector used as:
•
External system clock input: pulse frequency = input frequency.
The input frequency can be measured.
•
5 MHz or 10 MHz frequency reference input for internal PLL.
Phase Locked Loop (PLL)
•
Locks either to an external frequency reference at the PLL Ref Input
Clk In (5 MHz or 10 MHz selectable) or to its internal reference.
•
High accuracy period (frequency) source.
When locked to the internal reference, period accuracy, resolution,
and jitter are improved.
When locked to an external frequency reference, the external
frequency affects these accuracies.
•
Internal triggering of bursts: the internal PLL can replace an external
trigger source, while the output period is determined by the startable
oscillator.
Input Specifications
HP 81101A
Input impedance:
50
Ω
or 10k
Ω
selectable
Threshold:
–10 V to +10 V
Maximum input voltage:
+15 V
Input transitions:
<100 ns
Input Frequency:
dc to max 50 MHz
Minimum pulse width:
10 ns
Input sensitivity:
< 300 mVpp typical
Delay from Clock Input to TRIGGER OUT/
STROBE OUT:
12 ns typical