6-4
S
J
7
0
0
-2
2
0
L
F
**
2
C
ir
c
u
it
D
ia
g
ra
m
R
0
T
0
T
M
B
o
a
rd
C
h
a
rg
e
L
a
n
p
L
o
g
ic
B
o
a
rd
T
h
e
rm
is
to
r
T
h
e
rm
is
to
r
ZC
L
1
21
20
40
21
1
40
20
J1
1
M
a
in
B
o
a
rd
J9
2
G
2
G
1
TM
R
TM
S
TM
T
TM
N
1
TM
P1
J7
2
TM
P
TM
N
U
V
W
C
o
n
tr
o
l
T
e
rm
in
a
l
B
o
a
rd
TM
2(
R
S4
22
/M
O
D
BU
S-
R
TU
)
C
N
1
P
L
U
G
O
P
E
C
TM
C
C
T
FA
N
FA
N
J3
6
J3
1
J9
1
J9
1
J9
2
J5
1
R
R
TM
TG
J2
1
J2
2
JC
T
+
G
ro
u
n
d
T
e
rm
in
a
l
w
it
h
J
u
m
p
e
r
(E
U
/J
P
N
s
w
it
c
h
)
R
S
T
+
-
R
2
G
D
M
T0
R
0
J1
J1
F
la
t
C
a
b
le
G
G
R
T
TM
PD
J2
3
+
O
p
ti
o
n
B
o
a
rd
-1
O
P
T
1
C
O
p
ti
o
n
B
o
a
rd
-2
O
P
T
2
C
R
S
T
P
PD
N
R
B
P
B
N
U
V
W
IP
M
3
H
O
2
AM
FM
TH
FW
8
C
M
1
5
1
14
13
11
AL
1
L
O
O
I
AM
I
PL
C
C
M
1
7
6
4
2
15
C
M
2
12
AL
0
P2
4
AL
2
%
A
A
L
A
R
M
R
U
N
P
R
G
V
H
z
k
W
1
2
P
O
W
E
R
H
IT
A
C
H
I
ST
R
R
U
N
ST
O
P
/R
E
SE
T
F
U
N
C
Summary of Contents for SJ700-2 Series
Page 4: ...iv Appendix Circuit Diagram 6 1 Internal block diagram 6 2 Structure figure 6 15 ...
Page 40: ......
Page 46: ......
Page 69: ......
Page 70: ......
Page 71: ......
Page 72: ......
Page 73: ......
Page 74: ......
Page 75: ......
Page 76: ......
Page 77: ......
Page 78: ......
Page 79: ......
Page 80: ......
Page 81: ......