Hitachi DK23EB - Travelstar Series 20 GB Hard Drive Specifications Download Page 110

Page: 110 / 112

K6602743
Rev.2
02.12.’02

- 110 -

< Glossary >

ATA

Attachment

ABRT

Aborted

Command

AMNF

AM Not Found

APM

Advanced Power Management

BIOS

Basic Input-Output System

BPI

Bit Per Inch

BSY

Busy

CDR

Constant Density Recording

CHS

Cylinder Head Sector

CORR

Corrected

Data

CRC

Cyclic Redundancy Check

CSS

Contact

Start/Stop

CYL

Cylinder

DMA

Direct Memory Accessing

DRV

Drive

DRDY

Drive

Ready

DRQ

Data

Request

DSC

Drive Seek Complete

DWF

Drive Write Fault

ECC

Error Checking and Correction

ERR

Error

GND

Ground

1000,000,000

bytes

Head

HDA

Head/Disk

Assembly

HDD

Hard Disk Drive

I/O

Input/Output

ICRC

Interface CRC Error

IDE

Intelligent Device Electronics

IDNF

ID Not Found

IDX

Index

1000,000

bytes

PRML

Modified, Extended, Extended Partial Response Maximum Likelihood

PCBA

Printed Circuit Board Assembly

PIO

Programmed

Input-output

p-p

peak to peak

RPM

Rotation Per Minute

Sector Count Register

sec

second

SMART

Self-monitoring, Analysis and Reporting Technology

SPT

Sector Per Track

SRST

Software

Reset

TK0NF

Track 0 Not Found

TPI

Track Per Inch

Typ.

Typical

UNC

Uncorrectable ECC error

Summary of Contents for DK23EB - Travelstar Series 20 GB Hard Drive

Page 1: ... Disk Drive Specifications REV 2 Caution for Safety Read Safety descriptions carefully Read and recommend drive usage cautions to your end user Keep this manual with care Total 112 pages H I T A C H I All Rights Reserved Copyright 2001 Hitachi Ltd ...

Page 2: ...ly considered but unexpected situations can occur Not only follow the instructions on this manual but also be careful for the safety of yourself z Headline of safety caution Safety instructions and cautions are indicated as the following headline which consists a word of Caution The indication and meaning are as follows Caution This symbol indicates that potential danger may exist which may cause ...

Page 3: ...ons This product meets the following safety regulations but the system side should consider the safety of the system with this product Regulations UL1950 Third Edition dated July 28 1995 CSA C22 2 N0 950 M95 IEC60950 A4 1996 EN60950 A11 1992 Warranty and Limited Liability This product is sold with a limited warranty and specific remedies are available to the original purchaser in the event the pro...

Page 4: ...t power on is required for power supply The power supply voltage must not be under below GND level 0 V at power off 11 This product is required over current protection for possible combustion due to circuit or component failure Secondary over current protection shall be prepared by the system The requirement of the current limitation is max 10 A for the protection 12 Improper insertion of connecto...

Page 5: ...o prepare for accidents back up data Hitachi does not perform data recovery 23 Data may be lost due to unexpected or accidental power loss during write operation NOTE TO USERS While every effort has been made to ensure that the information provided herein is correct please feel free to notify us in the event of an error or inconsistency Hitachi makes no representations or warranties with respect t...

Page 6: ...n 20 4 2 3 Attention for HDD Installation 21 4 3 Drive Address Setting DRIVE 0 DRIVE 1 21 4 4 Dimensions 22 5 0 Packing and Handling 23 5 1 Packing 23 5 2 Handling 24 6 0 Interface 25 6 1 Power Interface 25 6 2 Physical Interface 26 6 2 1 Connector 26 6 2 2 Connector Pin Assignment 27 6 2 3 Description of the Interface Signals 28 6 3 Logical Interface 31 6 3 1 I O Registers 31 6 3 1 1 Data Registe...

Page 7: ...50 6 3 2 6 Power Commands 51 6 3 2 6 1 Power Management 51 6 3 2 6 2 Advanced Power Management 52 6 3 2 6 3 Check Power Mode 98h E5h 53 6 3 2 6 4 Idle 97h E3h 54 6 3 2 6 5 Idle Immediate 95h E1h 54 6 3 2 6 6 Sleep 99h E6h 54 6 3 2 6 7 Standby 96h E2h 54 6 3 2 6 8 Standby Immediate 94h E0h 54 6 3 2 7 DMA Data In Out Commands 55 6 3 2 7 1 Read DMA C8h C9h 55 6 3 2 7 2 Write DMA CAh CBh 55 6 3 2 8 SM...

Page 8: ...10 1 Protected Area Feature and Set Max Security Extension 79 6 3 2 10 2 Address Offset Feature 80 6 3 2 10 3 Read Max Address Command F8h 82 6 3 2 10 4 Set Max Address Command F9h Sub 00h 83 6 3 2 10 5 Set Max Set Password Command F9h Sub 01h 85 6 3 2 10 6 Set Max Lock Command F9h Sub 02h 85 6 3 2 10 7 Set Max Unlock Command F9h Sub 03h 86 6 3 2 10 8 Set Max Freeze Lock Command F9h Sub 04h 86 6 3...

Page 9: ...Buffer 2MB Read ahead Cache Write Cache Auto Read Reassign Auto Write Reassign SMART Average Access Time 13 ms Embedded Sector Servo FDB Fluid Dynamics Bearing Motor Rotary Actuator Load Unload Mechanism 95 grams Low Power Consumption 0 85W 170mA at Idle mode 0 15W 30mA at Standby mode Advanced Power Management APM Non operating Shock 7 840m S 2 800G 1ms half sine wave Operating Shock 2 450m S 2 2...

Page 10: ...HDA seal label is broken b Hot swapping Power on damages the drive The drive should be swapped during Power Off only c Shock can result in permanent damage to the drive and or loss of data Prevent shocks often incurred by dropping knocking over or hitting the drive Dropping Knocking over Hitting Hitting Figure 1 1 Caution PREVENT SHOCKS Caution ...

Page 11: ...d with any material it shall result in permanent damage to the drive and or loss of data Label or seal shall be attached on the cover avoiding the breather hole Warranty void if the breather hole was covered Caution Do not cover the breather hole Breather hole Figure 1 2 Breather hole location ...

Page 12: ...Disk Drive Figure 2 1 Overview of DK23EB 40 9 5mm height Note 1 Prepare connection cables referring to Sec 6 2 2 Mounting holes are compatible with DK237A XX DK238A XX DK239A XX DK23AA XX DK23BA xx DK23BA XXE DK23CA XX DK23CA XXF DK23DA XX and DK23DA XXF ...

Page 13: ...ty 2 48 63 0 Mtpm kTPI Recording method ME2 PRML ID Less format 5 Interface ATA 5 IDE Data transfer rate Disk Buffer 27 8 44 1 MB sec Data transfer rate Host Buffer Max 16 6 MB sec PIO mode 4 Multiword DMA mode 2 Max 100 Ultra DMA mode 5 MB sec Buffer size 2 048 kB 6 Power on Ready 2 5 Typical 3 sec Sleep Standby Ready 2 3 Typical 3 sec 7 Dimensions W H D 70W 9 5H 100D mm Weight Approximate value ...

Page 14: ...in which the power voltage and the temperature are 5 0V and 25 C respectively Burst free common mode The average current may have some tolerance after power on The current measurement is recommended at 5 minutes later after power on Voltage rise time 5 100 ms at power on is required for power supply The power supply voltage must not be under GND level 0 V at power off This product is required over...

Page 15: ... Height Operational 3 000m or less Altitude Non operational 12 000m or less Height gradient Max 300m min 3 1kpa min 8 5 Data reliability with retries and ECC Less than 1 non recoverable error in 10 E 13 bits read 9 External magnetic field 1 500 micro Tesla DC or less 1 Ambient temperature should be measured at point 10 mm away from the nameplate of the drive If the maximum operational ambient temp...

Page 16: ... the drive may be operated outside these conditions Power on hours POH Less than 333 hours month POH includes Sleep and Standby modes The heads are unloaded during Power off Standby Sleep or Low Power Idle modes The spindle motor is stopped during Standby and Sleep modes Operating Seek Write Less than 20 of POH Read operations Motor Start Stop Count Max 300 000 times This number includes Standby S...

Page 17: ...ad can not be performed by the software control after power off the heads are unloaded by a hardware control The maximum number of emergency unload is defined separately 3 4 3 Required Power Off Sequence To operate the load unload normally the following BIOS sequence is required by Host system before power off Sequence 1 Execute one of following commands Standby Standby Immediate Sleep Note Such a...

Page 18: ...K6602743 Rev 2 02 12 02 18 4 0 Installation 4 1 Installation Direction The DK23EB 40 can be installed in the 6 directions as shown below Figure 4 1 Installation ...

Page 19: ... 0 4 lb inch c Any distortion of HDD over 0 020mm should be avoided Take care that the system chassis are flat enough d Consider an appropriate cooling to keep the temperature of center of HDD top cover less than 62 C e The inertia of the chassis around the Z axis of the gravity center of the device must be more than 7 X 10 4 kg m2 Note In case of general Sub Notebook PC Weight 1 7kg the inertia o...

Page 20: ...rotation It may cause performance reduction or some errors Also HDD floating by tension of I F cabling may cause the similar symptom The HDD should be placed without any floating Don t test the HDD under these unstable conditions 3 If the HDD cannot be fixed by the required holding torque above item 1 put a body weight on the HDD as shown in Figure 4 3 The body weight is provided for preventing th...

Page 21: ... bus Device address setting is necessary to configure a device as DRIVE 0 or DRIVE 1 The device address setting is established between drives on the interface connector by using jumper 0 2 pin A B D The DRIVE 0 is assigned to device address 0 and the DRIVE 1 is assigned to device address 1 O O O O O O O O O O O O 43 5 3 1 C A 44 6 4 2 D B O O O O O O O O O O O O 43 5 3 1 C A 44 6 4 2 D B O O O O O...

Page 22: ...gure 4 4 Dimensions DK23EB 40 9 5 0 2 14 0 0 25 4 M3 3 0mm min full thread 10 14 0 375 100 0 45 61 72 0 25 70 1 Maximum drive width 69 85 4 07 0 25 10 24 0 25 3 0 25 4 M3 3 5mm min full thread 76 6 0 25 2 3 99 0 25 2 42 Unit mm Drive width at mounting ...

Page 23: ...e bag 3 Never stack or package drives next to each other with at the proper cushion material separating them 4 Indicate which side is upside or downside on the exterior of the package box and attach notes requesting careful treatment and preventing the box from being turned upside down 5 Prevent excessive pressure from being applied on the top and bottom of the drive top cover and PCBA side when p...

Page 24: ...vibration shock and static electricity to the drive because it will damage the precision parts In particular prevent vibration or shock generated by dropping knocking over or hitting the drive Also avoid touching the electrical components directly which can discharge electrostatic energy and damage the drive Dropping Knocking over Hitting Hitting Figure 5 1 Caution ...

Page 25: ...on the power Typical Spin up Current Transition 1 6 1 4 1 2 1 0 0 8 0 6 0 4 0 2 0 0 0 1 2 3 4 5 6 7 Time sec Current of 5V power A Figure 6 1 Power Current Transition Typical Spin up Current Transition with Retry 1 6 1 4 1 2 1 0 0 8 0 6 0 4 0 2 0 0 0 1 2 3 4 5 6 7 Time sec Current of 5V power A 8 9 10 11 12 14 13 Retry Figure 6 2 Power Current Transition with retries ...

Page 26: ...tion is shown in Figure 6 3 Table 6 1 Connector Parts List Name Parts number of recommended type Interface cable side Signal Connector Receptacle Molex 87259 4413 or equivalent Cable AWG 28 or equivalent Drive side Signal Connector Plug Molex 87400 5005 or equivalent Figure 6 3 Connector Location 2 mm PIN44 PIN20 REMOVED KEY PINS REMOVED KEY PIN1 3 86 mm 2 mm ...

Page 27: ...Q DIOW DIOR IORDY DMACK DA1 DA0 CS0 DASP 5VDC Logic GND Logic A C E 1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39 41 43 B D F 2 4 6 8 10 12 14 18 16 20 22 24 28 32 26 30 34 36 38 40 42 44 JUMPER1 JUMPER3 KEY Removed GND DD8 DD9 DD10 DD11 DD12 DD13 DD14 DD15 KEY Removed GND GND GND CSEL GND IOCS16 PDIAG DA2 CS1 GND Motor 5VDC Motor Reserved INTRQ PCB ...

Page 28: ...ta from a register on the device to be clocked onto the host data bus The rising edge of this signal latches data at the host HDMARDY 1 This signal is a flow control signal for Ultra DMA Read Host asserts this signal and indicates that the host is ready to receive Ultra DMA Read data HSTROBE 1 This signal is Write data strobe signal from the host for an Ultra DMA Write Both the rising and falling ...

Page 29: ...assembly by performing the following steps a The host shall wait until the power on or hardware reset sequence is complete for all devices on the cable b If Device 1 is present the host should issue IDENTIFY DEVICE or IDENTIFY PACKET DEVICE and use the returned data to determine that Device 1 is compliant with ATA 3 or subsequent standards Any device compliant with ATA 3 or subsequent standards re...

Page 30: ...een host and device when it is ready to transfer data DMACK 29 I The host in response to DMARQ to either acknowledge that data has been accepted or that data is available shall use this signal JUMPER0 1 2 PIN A B D See Sec 4 3 Drive Address Setting Drive 0 Drive 1 for the detail The I O signal levels are as follows 1 Input signal High level 2 0V to Vcc 0 5V Low level 0 5V to 0 8V 2 Output signal H...

Page 31: ... 1 1 0 Device Head Device Head 0 1 1 1 1 Status Command Control Block Registers 1 0 1 1 0 Alt Status Device Control Invalid or Not Used 0 0 Invalid address 0 1 Data bus high impedance not used 1 0 0 Data bus high impedance not used 1 0 1 0 Data bus high impedance not used 0 is low signal level 1 is high signal level 6 3 1 1 Data register A 16 bit register to be used for transferring data blocks be...

Page 32: ... of data requested to be transferred on a read or write operation When a command has been completed and the value of this register is 0 it represents that the command has been executed successfully If the command has not been executed successfully this register indicates the number of the sectors yet to be processed This definition cannot be applied to all commands For more information on commands...

Page 33: ...register b IDX Index This bit is set once per disk revolution c CORR Corrected Data This bit indicates that a correctable error has occurred and data has been corrected The data transfer is not interrupted d DRQ Data Request This bit indicates that the device is ready to transfer data between the host and the device e DSC Device Seek Complete This bit indicates that the device head is located on t...

Page 34: ...he interrupt enable bit Bit 7 6 5 4 3 2 1 0 Name SRST nIEN 0 a nIEN Interrupt Enable If the device is selected when nIEN is 0 the INTRQ signal is enabled When nIEN is 1 or when the device is not selected the INTRQ signal is in a high impedance state b SRST Software Reset When this bit is set the device is reset When this bit is cleared the device exits from the reset state When two devices are con...

Page 35: ...V V Read DMA DM 1 C8h C9h V V V V Read Verify ND 1 40h 41h V V V V Write Commands Write Buffer PO 2 E8h D Write Sectors PO 2 30h 31h V V V V Write Long PO 2 32h 33h V V V V Write Multiple PO 3 C5h V V V V Write DMA DM 3 CAh CBh V V V V Format Track PO 2 50h V V V Flush Cache ND 1 E7h D Seek Commands Recalibrate ND 1 1Xh D Seek ND 1 7Xh V V V Mode Set Check Diagnostic Execute Device Diagnostic ND 1...

Page 36: ...se Prepare ND 1 F3h D Security Erase Unit PO 3 F4h D Security Freeze Lock ND 1 F5h D Security Set Password PO 3 F1h D Security Unlock PO 3 F2h D Protected Area Commands Read Max Address ND 1 F8h D Set Max Address ND 1 F9h 00h V V V D Set Max Set Password PO 3 F9h 01h D Set Max Lock ND 1 F9h 02h D Set Max Unlock PO 3 F9h 03h D Set Max Freeze Lock ND 1 F9h 04h D Device Configuration Overlay Device C...

Page 37: ... 3 2 3 PIO Data In Commands Execution includes the transfer of one or more 512 byte sectors of data from the device to the host 1 The host writes any required parameters to the Features Sector Count Sector Number Cylinder Low Cylinder High and Device Head registers 2 The host writes the command code to the Command Register 3 The device sets BSY and prepares for data transfer 4 When a sector block ...

Page 38: ... logical heads See table 6 6 4 5 Retired 0000h 6 Number of logical sectors per logical track See table 6 6 7 9 Vendor specific 10 19 Serial number 20 ASCII characters 20 Retired 0003h 21 Retired 0400h 22 Number of ECC bytes passed on READ WRITE LONG commands 0004h 23 26 Firmware revision 8 ASCII Characters 27 46 Model number 40 ASCII Characters DK23EB 40 HITACHI_DK23EB 40 47 Number of sectors on m...

Page 39: ...ors 59 Multiple sector setting Bit 15 90 Reserved Bit 8 1 Multiple sector setting is valid Bit 7 0Current setting for number of sectors that can be transferred per interrupt on R W MULTIPLE command 60 61 Total addressable LBA See table 6 6 62 Obsolete 0000h 63 Multi word DMA transfer Bit 15 8 Multi word DMA transfer mode active Bit 7 0Multi word DMA transfer mode supported 64 Flow control PIO tran...

Page 40: ... 4 1 Supports PACKET command feature set Bit 3 1 Supports power management feature set Bit 2 1 Supports removable feature set Bit 1 1 Supports security feature set Bit 0 1 Supports SMART feature set 746Bh 83 Command set supported 0000h or FFFFh Command set notification not supported Bit 15 0 fixed Bit 14 1 fixed Bit 13 1 Flush cache EXT command supported Bit 12 1 Flush cache command supported Bit ...

Page 41: ... set supported Bit 9 1 DEVICE RESET command supported Bit 8 1 SERVICE interrupt enabled Bit 7 1 Release interrupt enabled Bit 6 1 Look ahead enabled If word 85 bit 6 is set to one read look ahead has been enabled via SET FEATURE command Bit 5 1 Write cache enabled If word 85 bit 5 is set to one write cache has been enabled via SET FEATURE command Bit 4 1 Supports PACKET command feature set Bit 3 1...

Page 42: ... 14 1 fixed Bit 13 2 0 Reserved Bit 1 1 SMART self test supported Bit 0 1 SMART error logging supported 4003h 88 Ultra DMA transfer Bit 15 14 0 Reserved Bit 13 0 Ultra DMA mode 5 is selected Bit 12 0 Ultra DMA mode 4 is selected Bit 11 0 Ultra DMA mode 3 is selected Bit 10 0 Ultra DMA mode 2 is selected Bit 9 0 Ultra DMA mode 1 is selected Bit 8 0 Ultra DMA mode 0 is selected Bit 7 6 0 Reserved Bi...

Page 43: ...e 1 clears these bits to zero Device 1 sets these bits as follows Bit 12 0 Reserved Bit 11 1 Device 1 asserted PDIAG Bit 10 9 These bits indicate how Device 1 determined the device number 00 11 Reserved 01 A jumper was used 10 the CSEL signal was used Bit 8 1 fixed Bit 7 0 Device 0 hardware reset result Device 1 clears these bits to zero Device 0 sets these bits as follows Bit 7 0 Reserved Bit 6 1...

Page 44: ...frozen Bit 2 1 Security locked Bit 1 1 Security enabled Bit 0 1 Security supported 0XXXh 129 159 Vendor Specific 160 254 Reserved 0000h 255 Integrity Word Bit 15 8 Checksum The checksum is the two s complement of the sum of all bytes in word 0 through 254 and the byte consisting of bit 7 0 in word 255 Each byte is added with unsigned arithmetic and overflow is ignored Bit 7 0 Signature Code A5h XX...

Page 45: ... error Only single sector read long operations are supported The number of ECC bytes transferred will be 4 Bytes Default If the ECC transfer length is changed by Feature register 44h 58 bytes of ECC will be transferred 6 3 2 3 5 Read Multiple C4h This command is similar to the Read Sectors command except interrupts are not generated on every sector but on the transfer of a block which contains the...

Page 46: ...t found within two index periods then with retries disabled an ID Not Found Error is posted but with retries enabled other attempts are made to try and read the target sector After correctly reading a target sector the data in the sector buffer is written to the device followed by the ECU bytes At command completion the Command Block Registers contain the cylinder head and sector numbers of the la...

Page 47: ... execution One 16 bit word of format table data represents each formatting method of sectors The words are contiguous from the start of a sector If the format table data remains below 512 bytes after words of the last sector are entered the buffer should be filled with 0 DD15 8 contains the sector number and DD7 0 contains one of the descriptor values defined as follows Code Formatting method 00h ...

Page 48: ...gical seek to the track and head specified in the Command Block Registers The device will set DSC 1 after the seek has Completed If another command is issued to the device while a seek is being executed the device sets BSY 1 waits for the seek to complete and then begins execution of the command 6 3 2 5 5 Set Features EFh This command is used to specify the parameters shown in Tables 6 7 and 6 8 T...

Page 49: ...ster If the Sector Count Register contains a valid value then the value is loaded for all subsequent Multiple commands and execution of those commands is enabled If an invalid value is specified an Aborted Command error is posted and execution of the Multiple commands is disabled The Multiple commands cannot be executed in the default mode at power on or after a hardware reset 6 3 2 5 7 Execute de...

Page 50: ...Command E7h Cylinder High XX Cylinder Low XX Device Head X DRV XX Sector Number XX Sector Count XX Features XX DRV Device selection bit 0 DRV0 1 DRV1 In case of Write Fault the command is aborted and Status Register bit 5 DWF Device Write Fault is set to one For Device Head Register bit 6 LBA 0 CHS mode a logical CHS address which had the first error during write cache is reported on Task File Reg...

Page 51: ...ion mode cutting the power of the drive control circuit but the drive is keeping the active state of Seek and Read Write operations Idle mode Refer to Sec 6 3 2 6 2 Advanced Power Management Standby mode State of ready to receive commands State of ready to receive commands but the spindle motor is stopped If the device receive a command with seek operation the spindle motor is rotated and the comm...

Page 52: ...better sacrificing the power consumption The device has five levels of APM operation mode APM mode 0 1 2 3 and 4 depending on the Sector Counter values from 01h to FEh 1 Command Set Using the following command the APM control can be set the mode and reset the mode Set Feature command Enable Advanced Power Management sub command Command Code EFh Features 05h Set Feature command Disable Advanced Pow...

Page 53: ...e 3 20h 7Fh Move to Standby mode 2 APM Mode 4 01h 1Fh 1 This value is set by Sector Count register of Enable Advanced power management sub command If non defined values 00h and FFh are set the device returns Aborted command 2 APM function does not affect on the Standby timer value The Standby timer and the Standby mode transition control of APM function is operated independently 6 3 2 6 3 Check Po...

Page 54: ...ep 99h E6h This command causes the device to be spun down and enter the Sleep Mode When the rotation stops BSY is cleared an interruption is generated and the interface becomes inactive Software reset or hardware reset allows the device to recover from the Sleep Mode 6 3 2 6 7 Standby 96h E2h This command causes the device to enter the Standby mode The Sector Count Register sets the standby timer ...

Page 55: ... 3 2 7 1 Read DMA C8h C9h This command executes in a similar manner to the Read Sectors command except for the following The host initializes a slave DMA channel prior to issuing the command Data transfers are qualified by DMARQ and are performed by the slave DMA channel The device issues only one interrupt per command indicating that data transfer has terminated and status is valid If an error oc...

Page 56: ...are selected by the device manufacturer based on that attribute s ability to contribute to the prediction of degrading or fault conditions for that particular device The specific set of attributes being used and the identity of these attributes is vendor specific and proprietary Attribute values are used to represent the relative reliability of individual performance or calibration attributes High...

Page 57: ...SECTOR command If a device receives a firmware modification all error log data will be discarded and the device error count for the life of the device will be reset to zero by client software Download Utility 6 3 2 8 3 SMART Operation with Power Management Modes When used in a system that is utilizing the power management feature set a SMART enabled device automatically saves its attribute values ...

Page 58: ...or Number XX Sector Count XX Features D9h DRV Device selection bit 0 DRV0 1 DRV1 The SMART Disable Operations command disables all SMART capabilities within the device including any and all timer functions related exclusively to this feature After receipt of this command the device will disable all SMART operations Attribute values will no longer be monitored or saved by the device The device will...

Page 59: ...a threshold exceeded condition the device sets the Cylinder Low register to 4Fh and the Cylinder High register to C2h If the device has detected a threshold exceeded condition the device sets the Cylinder Low register to F4h and the Cylinder High register to 2Ch If SMART is disabled or if the values in the Features Cylinder Low or Cylinder High registers are invalid an Aborted command error is pos...

Page 60: ...routine the device shall not assert BSY nor de assert DRDY If the device receives a command from the host while executing its AUTOSAVE routine it must respond to the host within two seconds 6 3 2 8 9 SMART Save Attribute Values B0h Sub D3h Task File Registers 7 6 5 4 3 2 1 0 Command B0h Cylinder High C2h Cylinder Low 4Fh Device Head X DRV XX Sector Number XX Sector Count XX Features D3h DRV Device...

Page 61: ...wing tests are performed for the Automatic off line feature a Raw Read Error Rate Measurement Partial read scanning and Raw Read Error Rate measurement is performed This event is occurred every 24 POH s and 2 minutes of host inactivity b Automatic sector reallocation in off line read scanning for entire LBA This event occurs every 168 POH s and 2 minutes of host inactivity Enable state is preserve...

Page 62: ...e in either captive or off line mode Table 6 11 SMART EXECUTE OFF LINE IMMEDIATE Sector Number register values Value Description of subcommand to be executed 0 Execute SMART off line routine immediately in off line mode 1 Execute SMART Short self test routine immediately in off line mode 2 Execute SMART Extended self test routine immediately in off line mode 3 63 Reserved 64 125 Reserved Vendor sp...

Page 63: ... in the process of performing the subcommand routine and is interrupted by a SMART DISABLE OPERATIONS command from the host the device aborts the subcommand routine and services the host within two seconds after receipt of the command f If the device is in the process of performing the subcommand routine and is interrupted by a SMART EXECUTE OFF LINE IMMEDIATE command from the host the device abor...

Page 64: ...f line or mode This self test routine should take on the order of two minutes to complete The following tests are performed for the SMART short self test routine a Read test Partial read scanning and Raw Read Error Rate measurement is performed b Write test A part of the factory data area is used Write and Read test is performed for each head c Servo test Position Error Signal is checked for certa...

Page 65: ...nly 01h SMART Error Log Sector 1 Read Only 02h 05h Reserved 0 06h SMART Self test Log Sector 1 Read Only 07h 08h Reserved 0 09h 0Ah Device vendor specific 96 Read Only Host shall not use device vendor specific 0Bh 7Fh Reserved 0 80h 9Fh Host vendor specific 16 Read Write A0h Device vendor specific 1 Read Only Host shall not use device vendor specific A1h BFh Device vendor specific 1 Read Write Hos...

Page 66: ...rrors write fault errors etc This count is not include errors attributed to the receipt of faulty commands such as commands codes not implemented by the device or requests with invalid parameters or invalid addresses If the maximum value for this field is reached the count remains at the maximum value when additional errors are encountered and logged 454 510 Reserved 511 Data structure checksum Th...

Page 67: ...res are zero filled If the command data structure represents a command or software reset the content of the command data structure is as shown in following table If the command data structure represents a hardware reset the content of byte n shall be FFh the content of bytes n 1 through n 7 are not valid and the content of bytes n 8 through n 11 contains the timestamp Byte Descriptions n Content o...

Page 68: ...ter after command completion occurred n 5 Content of the Cylinder High register after command completion occurred n 6 Content of the Device Head register after command completion occurred n 7 Content written to the Status register after command completion occurred n 8 n 25 Extended error information Vendor Specific n 27 State This contains a value indicating the state of the device when command wa...

Page 69: ...r entries are filled with zeros The content of the self test descriptor entry is shown in following table Table 6 16 Self test log descriptor entry Byte Descriptions n Content of the Sector Number Content of the Sector Number register is the content of the Sector Number register when the Nth self test subcommand was issued n 1 Content of the self test execution status byte Content of the self test...

Page 70: ...6h DRV Device selection bit 0 DRV0 1 DRV1 SMART Write Log Sector Command writes an indicated number of 512 byte data sector to the indicated log sector Host vendor specific logs are used by the host to store any data desired using the SMART Write Log Sector Command Sector Number indicated the log to be written as described in section 6 2 7 8 7 SMART Read Log Sector If the host attempts to write to...

Page 71: ...is used to unlock the device When the security level is set to High the device requires the Security Unlock command and the Master password to unlock When the security level is set to Maximum the device requires a Security Erase Prepare command and a Security Erase Unit command with the master password to unlock The Security Freeze Lock command prevents changes to passwords until a following power...

Page 72: ...from Power on or Hardware Reset When lock is enabled the device reject media access commands until a Security Unlock command is successfully completed Power on Locked mode UNLOCK ERASE Media access Non media PREPARE access No Password ERASE Reject match UNIT Command Execute Command Yes Unit erased Unlock mode Lock function disabled Normal operation all commands are available FREEZE LOCK Normal ope...

Page 73: ...password If the user password is lost and Maximum security level is set data access shall be impossible However the device shall be unlocked using the SECURITY ERASE UNIT command with the master password to unlock the device and shall erase all user data User password lost High Level UNLOCK with master password Maximum ERASE PREPARE Normal operation ERASE UNIT with master password Normal operation...

Page 74: ...entifier and security level bits Identifier Security Level Command Result User High The password supplied with the command shall be saved as the new user password The lock function shall be enabled from the next power on or hardware reset Either the user password or the previously set master password shall then unlock the device User Maximum The password supplied with the command shall be saved as...

Page 75: ...aximum security level then the unlock shall be rejected If the Identifier bit is set to user then the device compares the supplied password with the stored user password If the password compare fails then the device returns an abort error to the host and decrements the unlock counter This counter is initially set to five and is decrement for each password mismatch when Security Unlock command is i...

Page 76: ...d Bit 15 1Reserved Bit 0 Identifier 0 Compare user password 1 Compare master password 1 16 Password 32bytes 17 255 Reserved The Security Erase Unit command erases all user data The Security Erase Prepare command shall be completed immediately prior to the Security Erase Unit command If the device receives a Security Erase Unit command without an immediately prior Security Erase Prepare command the...

Page 77: ...Security Erase Unit 6 3 2 9 10 Security Disable Password F6h The Security Disable Password command requests a transfer of a single sector of data from the host The following table defines the content of this sector of information Then the device checks the transferred password If the User password or the Master password match the device disables the lock function This command does not change the M...

Page 78: ...orted Security Erase Unit Executable Executable Aborted Security Freeze Lock Aborted Executable Executable Security Set Password Aborted Executable Aborted Security Unlock Executable Executable Aborted Seek Executable Executable Executable Set Features Executable Executable Executable Set Multiple Mode Executable Executable Executable Sleep Executable Executable Executable SMART Automatic Enable D...

Page 79: ...ued with a maximum address less than the native maximum address the device reduces the user accessible address space to the maximum set providing a protected area above that maximum address After the Set Max Address command has been issued the device reports only the reduced user address space in response to an Identify Device command A volatility bit in the Sector Count register allows the host t...

Page 80: ...Feature Command Subcommand code 09h Enable Address Offset Mode command offsets address Cylinder 0 Head 0 Sector 1 LBA 0 to the start of a non volatile reserved area established using the Set Max Address Command The offset condition is cleared by Set Feature Command Subcommand 89h Disable Address Offset Mode Software Reset Hardware Reset or Power on Reset Upon entering offset mode the capacity of t...

Page 81: ...le area is now the reserved area User Accessible Area former Reserved Area Reserved Area former User Accessible Area LBA 0 LBA M R LBA M After Set Max Address Command using the Value Returned by Read Max Address Command User Accessible Area LBA 0 LBA M Set Feature Disable Address Offset Mode hardware or Power on Reset returns the device to Address Offset Mode Disabled Software reset returns the de...

Page 82: ...Task File Registers 7 6 5 4 3 2 1 0 Cylinder High Native Maximum Cylinder High Cylinder Low Native Maximum Cylinder Low Device Head 0 DRV Native Max Head Sector Number Native Maximum Sector Number Sector Count X X X X X X X X LBA Mode Task File Registers 7 6 5 4 3 2 1 0 Cylinder High Native Maximum LBA Bit23 16 Cylinder Low Native Maximum LBA Bit15 8 Device Head 1 DRV Native Max LBA Bit27 24 Secto...

Page 83: ... Maximum LBA Cylinder which is set by Set Max Address command is preserved over power on hardware reset software reset When B 0 Maximum LBA cylinder which is set by SET Max Address command will be lost by power on or hardware reset B set to one is not valid when the device is in Address Offset Mode ABRT is set if B set to one when the device is in Address Offset mode Read Max Address command shoul...

Page 84: ...3 16 Cylinder Low Maximum LBA Bit15 8 Device Head 1 DRV Maximum LBA Bit27 24 Sector Number Maximum LBA Bit7 0 Identify Device Command and Initial Device Parameter Number of logical cylinder of Identify device command data word 1 posts the value set via this command In case of maximum LBA in LBA mode the Number of logical cylinder of Identify device command data word 1 is maximum LBA 16 x 63 for DK...

Page 85: ... Max Address command it is interpreted as a Set Max Address command If the device is in the Set Max Locked or Set Max Frozen state the device returns command aborted 6 3 2 10 6 Set Max Lock Command F9h Sub 02h The Set Max Lock command sets the device into Set Max Locked state After this command is completed any other Set Max commands except Set Max Unlock command and Set Max Freeze Lock command ar...

Page 86: ...tate and all Set Max commands shall be accepted This command shall not be immediately preceded by a Read Max Address command If this command is immediately preceded by a Read Max Address command it is interpreted as a Set Max Address command If the device is not in the Set Max Locked state the device reports command aborted 6 3 2 10 8 Set Max Unlock Command F9h Sub 04h The Set Max Freeze Lock comm...

Page 87: ...ICE CONFIGURATION SET command are maintained over power down and power up A DEVICE CONFIGURATION IDENTIFY command indicates the selectable commands modes capacity and feature sets that the device is capable of supporting After the execution of DEVICE CONFIGURATION SET command this information is no longer available from an IDENTIFY DEVICE command A DEVICE CONFIGURATION RESTORE command disables an ...

Page 88: ...and aborted 6 3 2 11 2 Device Configuration Freeze Lock B1h Sub 01h Task File Registers 7 6 5 4 3 2 1 0 Command B1h Cylinder High XX Cylinder Low XX Device Head X DRV XX Sector Number XX Sector Count XX Features 01h DRV Device selection bit 0 DRV0 1 DRV1 The DEVICE CONFIGURATION FREEZE LOCK command prevents accidental modification of the Device Configuration Overlay settings After successful execu...

Page 89: ... reflect the entire set of selectable capabilities The format of the Device Configuration Overlay data structure is shown in Table 6 18 If the device has executed a previous DEVICE CONFIGURATION FREEZE LOCK command since power up this device returns command aborted Table 6 18 Device Configuration Identify Data Structure Word Description Value HEX 0 Data Structure Revision 0001h 1 Multiword DMA mod...

Page 90: ... 48 bit Addressing feature set supported bit 7 1 Host Protected Area feature set supported bit 6 1 Automatic acoustic management supported bit 5 1 R W DMA QUEUED commands supported bit 4 1 Power up in Standby feature set supported bit 3 1 Security feature set supported bit 2 1 SMART error log supported bit 1 1 SMART self test supported bit 0 1 SMART feature set supported 008Fh 8 254 Reserved 0000h...

Page 91: ...r feature set If a bit is set in the overlay transmitted by the device that is not set in the overlay received from a DEVICE CONFIGURATION IDENTIFY command no action is taken for that bit The format of the overlay transmitted by the device is described in table 6 19 Table 6 19 Device Configuration Set Command Data Structure Word Description 0 Data Structure Revision Word 0 shall contain the value ...

Page 92: ...a DMA mode 2 This bit shall not be cleared if Ultra DMA mode 5 4 or 3 is supported or if Ultra DMA mode 5 4 3 or 2 is selected bit 1 1 Ultra DMA mode 1 and below are supported Bit 1 is cleared to select no support for Ultra DMA mode 1 This bit shall not be cleared if Ultra DMA mode 5 4 3 or 2 is supported or if Ultra DMA mode 5 4 3 2 or 1 is selected bit 0 1 Ultra DMA mode 0 is supported Bit 0 is ...

Page 93: ...D commands supported Bit 5 is cleared to select no support for the READ DMA QUEUED and WRITE DMA QUEUED commands DK23E series does not supported R W DMA QUEUED commands bit 4 1 Power up in Standby feature set supported Bit 4 is cleared to select no support for the Power up in Standby feature set DK23E series does not support Power Up in Standby feature bit 3 1 Security feature set supported Bit 3 ...

Page 94: ...er High Word Location Number Cylinder Low Bit Location Number bit15 8 Device Head X DRV XX Sector Number Bit Location Number bit 7 0 Sector Count XX Vendor Unique Sector Count Register This register contains vendor unique value by the device Cylinder Low Register Sector Number If the command was aborted because an attempt was made to modify a mode or feature that cannot be modified with the device...

Page 95: ...r If the device cannot recover the data by this auto write reallocation the device reports the error as follows a The error occurred when the command execution is on going the error is reported for the current command b The error occurred when the command execution is not on going the error is reported for by the next command In case of non write cache mode the device reports the write command com...

Page 96: ...f DD0 15 16 bit or DD0 7 8 bit SYMBOL Description MIN ns MAX ns t0 Cycle Time 120 t1 Address Valid to DIOR DIOW Setup 25 t2 DIOR DIOW Pulse Width 70 t2i DIOR DIOW Recovery 25 t3 DIOW Data Setup 20 t4 DIOW Data Hold 10 t5 DIOR Data Setup 20 t6 DIOR Data Hold 5 t6Z DIOR Data tristate 30 t7 Addr Valid To IOCS16 Assertion MAX 40 t8 Addr Valid To IOCS16 Negation MAX 30 t9 DIOR DIOW to Address Valid Hol...

Page 97: ...Y assertion to release 5 Figure 6 7 Multi word DMA Data Transfer Timing Mode 2 3 Data Consists DD 15 0 SYMBOL Description MIN ns MAX ns t0 Cycle Time 120 tD DIOR DIOW Pulse Width 70 tE DIOR Data Access 50 tF DIOR Data Hold 5 tM t0 tL tI tD tK tJ tGw tGr tH tF DMARQ DMACK DIOR DIOW Write Data Valid 3 Read Data Valid 3 CS0 CS1 tN tE tZ tA tB DIOR DIOW IORDY tRD Read Data Valid tC ...

Page 98: ... 20 tGw DIOW Data Setup 20 tH DIOW Data Hold 10 tI DMACK to DIOR DIOW Setup 0 tJ DIOR DIOW to DMACK Hold 5 tK DIOR DIOW Negated Pulse Width 25 tL DIOR DIOW to DMARQ Delay 35 tM CS 1 0 valid to DIOR DIOW 25 tN CS 1 0 hold 25 tZ DMACK to tristate 25 ...

Page 99: ...X MIN MAX MIN MAX MIN MAX MIN MAX MIN MAX tDVS 70 48 31 20 6 7 4 8 Data valid setup time at sender tDVH 6 2 6 2 6 2 6 2 6 2 4 8 Data valid hold time at sender tFS 230 200 170 130 120 90 First strobe tUI 0 0 0 0 0 0 Unlimited interlock tAZ 10 10 10 10 10 10 Maximum time allowed for output drivers to release tZAD 0 0 0 0 0 0 Maximum delay time for output drivers turning on tENV 20 70 20 70 20 70 20 ...

Page 100: ...ice Mode 0 ns Mode 1 ns Mode 2 ns Mode3 ns Mode4 ns Mode5 ns Description SYMBOL MIN MAX MIN MAX MIN MAX MIN MAX MIN MAX MIN MAX tCYC 112 73 54 39 25 16 8 Cycle time allowing for asymmetry and clock variation t2CYC 230 153 115 86 57 38 Two cycle time allowing for clock variation tDS 15 10 7 7 5 4 Data setup time at recipient tDH 5 5 5 5 5 4 6 Data hold time at recipient tDVS 70 48 31 20 6 7 4 8 Dat...

Page 101: ...e tRFS tRP Note The host asserts STOP to request termination of the Ultra DMA burst no sooner than tRP after HDMARDY is negated Mode 0 ns Mode 1 ns Mode 2 ns Mode3 ns Mode4 ns Mode5 ns Description SYMBOL MIN MAX MIN MAX MIN MAX MIN MAX MIN MAX MIN MAX tRFS 75 70 60 60 60 50 Ready to final STROBE time tRP 160 125 100 100 100 85 Ready to pause time ...

Page 102: ...MAX MIN MAX MIN MAX MIN MAX MIN MAX tCVS 70 48 31 20 6 7 10 CRC word valid setup time at sender tCVH 6 2 6 2 6 2 6 2 6 2 10 CRC word valid hold time at sender tLI 0 150 0 150 0 150 0 100 0 100 0 75 Limited interlock time tMLI 20 20 20 20 20 20 Interlock time with minimum tAZ 10 10 10 10 10 10 Maximum time allowed for output drivers to release tZAH 20 20 20 20 20 20 Minimum delay time for output dr...

Page 103: ... MIN MAX MIN MAX MIN MAX MIN MAX tCVS 70 48 31 20 6 7 10 CRC word valid setup time at sender tCVH 6 2 6 2 6 2 6 2 6 2 10 CRC word valid hold time at sender tLI 0 150 0 150 0 150 0 100 0 100 0 75 Limited interlock time tMLI 20 20 20 20 20 20 Interlock time with minimum tAZ 10 10 10 10 10 10 Maximum time allowed for output drivers to release tZAH 20 20 20 20 20 20 Minimum delay time for output drive...

Page 104: ...e5 ns Description SYMBOL MIN MAX MIN MAX MIN MAX MIN MAX MIN MAX MIN MAX tDVS 70 48 31 20 6 7 4 8 Data valid setup time at sender tDVH 6 2 6 2 6 2 6 2 6 2 4 8 Data valid hold time at sender tLI 0 150 0 150 0 150 0 100 0 100 0 75 Limited interlock time tUI 0 0 0 0 0 0 Unlimited interlock tENV 20 70 20 70 20 70 20 55 20 55 20 50 Envelope time tZIORDY 0 0 0 0 0 0 Minimum time before driving IORDY tAC...

Page 105: ... the host Mode 0 ns Mode 1 ns Mode 2 ns Mode 3 ns Mode 4 ns Mode5 ns Description SYMBOL MIN MAX MIN MAX MIN MAX MIN MAX MIN MAX MIN MAX tCYC 112 73 54 39 25 16 8 Cycle time allowing for asymmetry and clock variation t2CYC 230 153 115 86 57 38 Two cycle time allowing for clock variation tDS 15 10 7 7 5 4 Data setup time at recipient tDH 5 5 5 5 5 4 6 Data hold time at recipient tDVS 70 48 31 20 6 7...

Page 106: ...tRFS tRP Note The device negates DMARQ to request termination of the Ultra DMA burst no sooner than tRP after DDMARDY is negated Mode 0 ns Mode 1 ns Mode 2 ns Mode 3 ns Mode 4 ns Mde5 ns Description SYMBOL MIN MAX MIN MAX MIN MAX MIN MAX MIN MAX MIN MAX tRFS 75 70 60 60 60 50 Ready to final STROBE time tRP 160 125 100 100 100 85 Ready to pause time ...

Page 107: ...ode 4 ns Mode5 ns Description SYMBOL MIN MAX MIN MAX MIN MAX MIN MAX MIN MAX MIN MAX tCVS 70 48 31 20 6 7 10 CRC word valid setup time at sender tCVH 6 2 6 2 6 2 6 2 6 2 10 CRC word valid hold time at sender tLI 0 150 0 150 0 150 0 100 0 100 0 75 Limited interlock time tMLI 20 20 20 20 20 20 Interlock time with minimum tAZ 10 10 10 10 10 10 Maximum time allowed for output drivers to release tIORDY...

Page 108: ... ns Mode 1 ns Mode 2 ns Mode 3 ns Mode 4 ns Mode5 ns Description SYMBOL MIN MAX MIN MAX MIN MAX MIN MAX MIN MAX MIN MAX tCVS 70 48 31 20 6 7 10 CRC word valid setup time at sender tCVH 6 2 6 2 6 2 6 2 6 2 10 CRC word valid hold time at sender tLI 0 150 0 150 0 150 0 100 0 100 0 75 Limited interlock time tMLI 20 20 20 20 20 20 Interlock time with minimum tRFS 75 70 60 60 60 50 Ready to final STROBE...

Page 109: ...RESET negation to BSY bit set to one release PDIAD_ 400 ns tP0 DRV 0 release DASP 1 ms tR0 DRV 0 sample of DASP 1 450 ms tS DRV 0 sample of PDIAG 1ms 31s tR1 DRV 1 assert DASP 400 ms tN1 DRV 1 negate PDIAG if asserted 1 ms tQ DRV 1 assert PDIAG 30 sec tM tN0 RESET BSY bit DRV 0 tP0 tR0 DASP DRDY PDIAG tQ DRV 1 BSY bit tR1 tS DASP PDIAG DRDY tN1 DASP out in out out out device 0 device 1 ...

Page 110: ...CC Error Checking and Correction ERR Error GND Ground GB 1000 000 000 bytes HD Head HDA Head Disk Assembly HDD Hard Disk Drive I O Input Output ICRC Interface CRC Error IDE Intelligent Device Electronics IDNF ID Not Found IDX Index MB 1000 000 bytes ME2 PRML Modified Extended Extended Partial Response Maximum Likelihood PCBA Printed Circuit Board Assembly PIO Programmed Input output p p peak to pe...

Page 111: ...y 1 Package box Card box 1 2 HDD Cushion Card Board 1 3 Upper Cushion Card Board 1 4 Side Cushion Card Board 4 5 Desiccant Silicagel 50 6 Vinyl Package ESD protective bags 50 2 Standard Identification Label The label is indicated on the exterior of the package The following items will be based on user request a HDD type b HDD serial number c Package serial number d Quantity ...

Page 112: ...x 455 Outer Dimension of Inner Box 4 427 320 10 6 23 443 Outer Dimension of Cardboard Box 48 330 Outer Dimension of Inner Box Side Cushion x4 Inner Box Partition 20 134 267 Outer Dimension of Cardboard Box 243 139 56 Outer Dimension of Inner Box A A Top Cushion Bottom Cushion Unit mm ...

Search results

Summary of Contents for DK23EB - Travelstar Series 20 GB Hard Drive

Reviews:

Related manuals for DK23EB - Travelstar Series 20 GB Hard Drive

Brands by name

Popular brands

Hitachi DK23EB - Travelstar Series 20 GB Hard Drive, Specifications

Search results

Summary of Contents for DK23EB - Travelstar Series 20 GB Hard Drive

Reviews:

Related manuals for DK23EB - Travelstar Series 20 GB Hard Drive

Brands by name

Popular brands