![GOWIN GW1NR Series User Manual Download Page 14](http://html.mh-extra.com/html/gowin/gw1nr-series/gw1nr-series_user-manual_2248350014.webp)
2 Overview
2.4 Pin Quantity
UG119-1.5E
7(34)
Table 2-6 Quantity of GW1NR-4 Pins (PSRAM embedded)
Pin Type
GW1NR-4
MG81P
QN88P
I/O Single
end/Differential
pair/LVDS
[1]
BANK0
13/6/0
18/5/0
BANK1
17/3/0
15/6/2
BANK2
21/10/10
23/9/7
BANK3
17/2/0
12/4/2
Max. User I/O
[2]
68
70
Differential Pair
21
24
True LVDS output
10
11
VCC
3
4
VCCX
1
0
VCCO0
1
0
VCCO1
1
1
VCCO2
1
2
VCCO3
1
1
VCCX/VCCO0
[3]
0
3
VSS
4
6
MODE0
0
1
MODE1
1
1
MODE2
0
0
JTAGSEL_N
1
1
Note!
[1]Quantity of single end/ differential/LVDS I/O include CLK pins, and download pins;
[2]The JTAGSEL_N and JTAG pins cannot be used as I/O simultaneously. The Max.
I/O noted in this table is when the loaded four JTAG pins (TCK, TDI, TDO, and TMS)
are used as I/O.
[3]Pin multiplexing.