Enhanced Modular Input/Output Subsystem (eMIOS)
MPC5565 Microcontroller Reference Manual, Rev. 1.0
16-18
Freescale Semiconductor
The following table lists the binary values for the unified channel operating modes used in the eMIOS
channel control register:
24
EDPOL
Edge polarity. For input modes (except QDEC and WPTA mode), the EDPOL bit asserts which edge triggers
either the internal counter or an input capture or a FLAG. When not shown in the mode of operation
description, this bit has no affect.
0 Trigger on a falling edge
1 Trigger on a rising edge
For WPTA mode, the internal counter is used as a time accumulator and counts up when the input gating
signal has the same polarity of EDPOL bit.
0 Counting occurs when the input gating signal is low
1 Counting occurs when the input gating signal is high
For QDEC (MODE[6] cleared), the EDPOL bit selects the count direction according to
direction
signal (UC
n
input).
0 Counts down when UC
n
is asserted
1 Counts up when UC
n
is asserted
NOTE: UC[n-1] EDPOL bit selects which edge clocks the internal counter of UC
n
0 Trigger on a falling edge
1 Trigger on a rising edge
For QDEC (MODE[6] set), the EDPOL bit selects the count direction according to the phase difference.
0 Internal counter decrements if phase_A is ahead phase_B signal
1 Internal counter increments if phase_A is ahead phase_B signal
NOTE:
To operate properly, EDPOL bit must contain the same value in UC
n
and UC[n-1]
For output modes, the EDPOL bit is used to select the logic level on the output pin. When software selects
any output mode except GPIO, the initial state of the output flip-flop is the complement of EDPOL.
0 A match on comparator A clears the output flip-flop, while a match on comparator B sets it
1 A match on comparator A sets the output flip-flop, while a match on comparator B clears it
25–31
MODE
Mode selection. Selects the mode of operation of the unified channel, as shown in
Table 16-10. Binary Values for Unified Channel Operating Modes
MODE[0:6]
Unified Channel Operating Modes
0000000
General purpose input/output mode (input)
0000001
General purpose input/output mode (output)
0000010
Single action input capture
0000011
Single action output compare
0000100
Input pulse-width measurement
0000101
Input period measurement
0000110
Double-action output compare (with FLAG set on the second match)
0000111
Double-action output compare (with FLAG set on both match)
0001000
Pulse and edge accumulation (continuous)
Table 16-9. EMIOS_CCR
n
Field Description (continued)
Field
Description
Summary of Contents for MPC5565
Page 18: ...MPC5565 Microcontroller Reference Manual Devices Supported MPC5565 MPC5565 RM Rev 1 0 09 2007...
Page 34: ...MPC5565 Reference Manual Rev 1 0 Freescale Semiconductor 15...
Page 35: ...MPC5565 Reference Manual Rev 1 0 16 Freescale Semiconductor...
Page 553: ...Flash Memory MPC5565 Microcontroller Reference Manual Rev 1 0 13 38 Freescale Semiconductor...
Page 559: ...SRAM MPC5565 Microcontroller Reference Manual Rev 1 0 14 6 Freescale Semiconductor...
Page 973: ...Preface MPC5565 Microcontroller Reference Manual Rev 1 0 21 36 Freescale Semiconductor...
Page 1153: ...Calibration MPC5565 Microcontroller Reference Manual Rev 1 0 B 8 Freescale Semiconductor...