background image

 

X

X

R

R

P

P

7

7

7

7

2

2

0

0

/

/

7

7

7

7

2

2

4

4

/

/

7

7

7

7

2

2

5

5

E

E

V

V

B

B

-

-

D

D

E

E

M

M

O

O

-

-

1

1

 

 

Q

Q

u

u

a

a

d

d

 

 

C

C

h

h

a

a

n

n

n

n

e

e

l

l

 

 

D

D

i

i

g

g

i

i

t

t

a

a

l

l

 

 

P

P

W

W

M

M

/

/

P

P

F

F

M

M

 

 

D

D

e

e

m

m

o

o

 

 

B

B

o

o

a

a

r

r

d

d

 

 

P

P

r

r

o

o

g

g

r

r

a

a

m

m

m

m

a

a

b

b

l

l

e

e

 

 

P

P

o

o

w

w

e

e

r

r

 

 

M

M

a

a

n

n

a

a

g

g

e

e

m

m

e

e

n

n

t

t

 

 

S

S

y

y

s

s

t

t

e

e

m

m

 

 

 

 

 

© 2014 Exar Corporation 

9/16 

Rev. 2.0.0 

 

 

Channels can  be turned  on/off  individually if 

desired. 

 

Note

: Make sure there is a jumper  shorting 

JP1 pins 1 and 2 installed on your board. 

Channel 4 will not regulate without it. 
 

JP1 JUMPER

 

 
 
 

E

VALUATION 

B

OARD 

C

ONNECTIONS

 

The following picture illustrates  how Vin 

supplied from a test bench DC power supply 

and instruments attached to the outputs would 

be connected to the demo board. 

GND1 OUT1

GND2 OUT2

GND3 OUT3 GND4 OUT4

GND

VIN

VIN BARREL 

CONNECTOR 

 

 

 
 

 

 

 

Summary of Contents for XRP7720EVB-DEMO-1

Page 1: ...the 2 5V supply in 5mV increments and the 3 3V supply is adjustable in 10mV increments The order and ramp rates for each supply can be programmed to accommodate any sequencing requirement All power su...

Page 2: ...S3 GPIO1 GPIO2 GND DNS 0603 R8 DNS 0603 R7 35V 10UF 1210 C20 744314200 2 0uH L3 6 3V 100uF 1210 C3 DNS 0805 R31 DNS 0603 C48 CH3_OUT T3 FDMC8882 G D S 4 5 6 7 8 1 2 3 Q4 FDMC7660 G D S 4 5 6 7 8 1 2 3...

Page 3: ...RP7720 DEV Pin Assignment XRP7720 DEV PIN DESCRIPTION Name Pin Number Description VCC 41 Input voltage Place a decoupling capacitor close to the pin This input is used in UVLO fault generation DVDD 16...

Page 4: ...ivers the BST pin voltage to the high side FET gate each cycle GPI0 GPIO1 9 10 These pins can be configured as inputs or outputs to implement custom flags power good signals enable disable controls an...

Page 5: ...Description VCC 41 Input voltage Place a decoupling capacitor close to the pin This input is used in UVLO fault generation DVDD 16 1 8V supply for digital circuitry Connect pin to AVDD Place a decoupl...

Page 6: ...and off shedding the load for fine grained power management They can also be configures as standard logic outputs or inputs just as any of the GPIOs can be configured but as open drains require an ex...

Page 7: ...el connector or a test bench DC power supply the voltage must be in the range of the controller VCC specification 5 5V to 18V connected to the Vin phoenix connector the positive side is indicated with...

Page 8: ...PowerArchitectTM 5 1 will go through the process of loading configuration in the flash Once it has successfully completed the task it will report the outcome as seen above and reset the device if Auto...

Page 9: ...2014 Exar Corporation 9 16 Rev 2 0 0 Channels can be turned on off individually if desired Note Make sure there is a jumper shorting JP1 pins 1 and 2 installed on your board Channel 4 will not regulat...

Page 10: ...801 P0C4101 P0L102 P0P101 P0R101 P0R2001 P0R2101 P0R2102 P0T100 P0U105 N0CH10OUT N0CH10OUT N0CH10OUT N0VOUT1 P0C201 P0C601 P0C901 P0C4201 P0L202 P0P201 P0R2201 P0R2301 P0R2302 P0T200 P0U106 N0CH20OUT...

Page 11: ...PowerPAK SO 8 N Ch 30 V D S MOSFET L1 1 WURTH ELEKTRONIK 744314490 7 0x6 9mm Inductor 4 9uH 14 5m 6 5A L2 1 WURTH ELEKTRONIK 744314330 7 0x6 9mm Inductor 3 3uH 9 0m 9 0A L3 1 WURTH ELEKTRONIK 7443142...

Page 12: ...ONIK 613 010 243 121 2 54mm Angled Dual Socket 2 54mm dual Pin Socket Header WR PHD JP1 1 WURTH ELEKTRONIK 61300311121 2 54mm Pin Header 2 54mm Pin Header WR PHD 3 Pins JP1 jumper 1 WURTH ELEKTRONIK 6...

Page 13: ...el l D Di ig gi it ta al l P PW WM M P PF FM M D De em mo o B Bo oa ar rd d P Pr ro og gr ra am mm ma ab bl le e P Po ow we er r M Ma an na ag ge em me en nt t S Sy ys st te em m 2014 Exar Corporation...

Page 14: ...C Ch ha an nn ne el l D Di ig gi it ta al l P PW WM M P PF FM M D De em mo o B Bo oa ar rd d P Pr ro og gr ra am mm ma ab bl le e P Po ow we er r M Ma an na ag ge em me en nt t S Sy ys st te em m 2014...

Page 15: ...Qu ua ad d C Ch ha an nn ne el l D Di ig gi it ta al l P PW WM M P PF FM M D De em mo o B Bo oa ar rd d P Pr ro og gr ra am mm ma ab bl le e P Po ow we er r M Ma an na ag ge em me en nt t S Sy ys st t...

Page 16: ...ucts contained in this publication in order to improve design performance or reliability EXAR Corporation assumes no responsibility for the use of any circuits described herein conveys no license unde...

Reviews: