
Clock Synthesizer and Clock Options
S5U13A04B00C Rev 1.0 Evaluation Board
Seiko Epson Corporation
21
Rev. 3.1
7 Clock Synthesizer and Clock Options
For maximum flexibility, the S5U13A04B00C implements a Cypress ICD2061A Clock
Synthesizer. MCLKOUT from the clock synthesizer is connected to CLKI2 of the
S1D13A04 and VCLKOUT from the clock synthesizer is connected to CLKI of the
S1D13A04. A 14.31818MHz crystal (Y1) is connected to XTALIN and XTALOUT of the
clock synthesizer and provides the reference clock to the clock synthesizer.
Figure 7-1: Symbolic Clock Synthesizer Connections
At power-on, CLKI2 (MCLKOUT) is configured to be 40MHz and CLKI (VCLKOUT) is
configured at 25.175MHz.
Note
If a Sharp HR-TFT panel is selected, the clock synthesizer cannot be programmed, and
external oscillators must provide the clock signals to CLKI and CLKI2. Jumpers JP1
and JP2 allow selection of external oscillators U7 and U8 as the clock source for both
CLKI and CLKI2. For further information, see Table 3-2: “Jumper Summary” on page
9.
7.1 Clock Programming
The S1D13A04 utilities automatically program the clock generator. If manual
programming of the clock generator is required, refer to the source code for the S1D13A04
utilities available on the internet at vdc.epson.com.
For further information on programming the clock generator, refer to the
Cypress
ICD2061A specification
.
Note
When CLKI and CLKI2 are programmed to multiples of each other (e.g. CLKI =
20MHz, CLKI2 = 40MHz), the clock output signals from the Cypress clock generator
may jitter. Refer to the Cypress ICD2061A specification for details.
To avoid this problem, set CLKI and CLKI2 to different frequencies and use the
S1D13A04 internal clock divides to obtain the lower frequencies.
XTALIN
MCLKOUT
VCLKOUT
CLKI2
CLKI
14.31818 MHz
ICD2061A
Synthesizer reference