REV.-A
2.3.2 Reset Circuit
The control circuits are initialized when the RESET signal is issued. The reset operation occurs under these
two conditions:
(1) Power on reset
Immediately after the power is turned on, +35
is rapidly generated. Because it takes a moment for the
voltage at ZD2 to reach +31.5 V, the voltage at the DISC terminal on the gate array does not reach +5
until capacitor
is fully charged. A similar integration circuit is provided in the gate array and further
delays the output of the ROUT signal. This low level is used as a reset signal.
(2)
signal reset
The reset signal is also issued when the
signal is sent from the host computer.
Figure 2-25 shows the power on reset circuit.
GA
D I S C R O U T
D 7
R80
I
R79
55 15
C P U
15
RESET
Figure 2-25. Power On Reset Circuit
2-25
Summary of Contents for FX 1170 - B/W Dot-matrix Printer
Page 1: ...EPSON EPSON TERMINAL PRINTER FX 870 1170 SERVICE MANUAL 4001461 REV A ...
Page 5: ... f REVISION SHEET REVISON DATE ISSUED CHANGE DOCUMENT A June 15 1992 1st issue 7 v ...
Page 11: ...REV A 4 80 column model 136 column model Figure 1 1 External View of the FX 870 1170 r 1 2 ...
Page 128: ...REV A Figure 6 1 Lubrication Points 6 3 ...
Page 135: ......
Page 136: ......
Page 137: ......
Page 138: ...EPSON ...