background image

Schematic Diagrams

S5U13743P00C100 Evaluation Board

Seiko Epson Corporation

21

Rev. 1.1

6  Schematic Diagrams

Figure 6-1: S5U13743P00C100 Schematics (1 of 3)

5

5

4

4

3

3

2

2

1

1

D

D

C

C

B

B

A

A

VD

1

2

VD

0

MD

1

2

VD

2

0

VD

1

3

MD

1

0

VD

1

5

VD

4

MD

1

3

VD

7

MD

8

MD

2

VD

1

6

MD

1

4

VD

2

2

VD

9

VD

5

MD

1

5

MD

9

VD

8

MD

1

1

VD

1

1

VD

2

VD

1

8

MD

3

VD

1

7

VD

2

3

VD

2

1

VD

3

VD

1

0

VD

6

MD

6

MD

5

MD

1

VD

1

4

VD

1

MD

7

MD

0

VD

1

9

MD

4

VD

2

4

VD

2

5

VD

2

6

VD

2

7

VD

2

8

VD

2

9

VD

3

0

VD

3

1

VD

3

2

VD

3

3

VD

3

4

VD

3

5

1.

5V

D

D

CO

RE

CO

R

E

IO

PI

O

V

D

D

PI

O

PI

O

IO

PL

L

1.

5V

D

D

PL

L

IO

V

D

D

IO

V

D

D

_

IN

3.

3V

D

D

P

IO

V

DD_

IN

3.

3V

D

D

PI

O

V

D

D

IO

V

D

D

IO

V

D

D

VD

[3

5

:0

]

3

VS

3

HS

3

PC

L

K

3

DE

3

M

D

[1

5:

0]

2

CLK

I

2

RE

S

E

T

#

2

GP

IO

_

IN

T

2

CS

#

2

RD#

2

WE

#

2

TE

2

D/C

#

2

CLK

O

UT

E

N

3

CLK

O

UT

3

PW

R

S

V

E

3

GP

IO

7

3

GP

IO

6

3

GP

IO

5

3

GP

IO

4

3

GP

IO

3

3

GP

IO

2

3

GP

IO

1

3

GP

IO

0

3

Ti

tle

Si

ze

D

ocu

m

en

t N

um

b

er

R

ev

Da

te

:

Sh

e

et

o

f

<Do

c>

1.

0

S

1

D

137

42

/S

1D

13

74

3 P

F

B

G

A

121

B

13

S

at

ur

da

y,

 J

u

ne 0

9,

 20

07

Ti

tle

Si

ze

D

ocu

m

en

t N

um

b

er

R

ev

Da

te

:

Sh

e

et

o

f

<Do

c>

1.

0

S

1

D

137

42

/S

1D

13

74

3 P

F

B

G

A

121

B

13

S

at

ur

da

y,

 J

u

ne 0

9,

 20

07

Ti

tle

Si

ze

D

ocu

m

en

t N

um

b

er

R

ev

Da

te

:

Sh

e

et

o

f

<Do

c>

1.

0

S

1

D

137

42

/S

1D

13

74

3 P

F

B

G

A

121

B

13

S

at

ur

da

y,

 J

u

ne 0

9,

 20

07

P

lac

e

 a

 0.

01

uF

 a

nd a

 0

.1u

F

 c

a

p o

n ea

ch

 CO

RE

V

D

D

po

we

pi

n

 o

f t

h

S

1

D1

374

2/

S

1D7

43

P

lac

e

 a

 0.

01

uF

 a

nd a

 0

.1u

F

 c

a

p o

n ea

ch

 I

O

V

D

D

po

w

e

pi

ns

 of

 th

S

1

D

137

42

/S

1D

13

74

3

P

lac

e

 a

 0.

01

uF

 a

nd a

 0

.1u

F

 c

a

p o

n ea

ch

 P

IO

V

D

D

po

w

e

pi

ns

 of

 th

S

1

D

137

42

/S

1D

13

74

3

C7

0.

01

uF

C7

0.

01

uF

C24

0.

01

uF

C24

0.

01

uF

L1

Fe

rr

ite

L1

Fe

rr

ite

C6

0.

01

uF

C6

0.

01

uF

R1

10

k

R1

10

k

T

he 

pin n

am

e

enc

los

ed

 in 

brac

ke

ts

 ap

plies

 to

 S1

D

13

743 o

nly

.

U1

S

1D1

37

42

 (

S

1

D

13

74

3)

T

he 

pin n

am

e

enc

los

ed

 in 

brac

ke

ts

 ap

plies

 to

 S1

D

13

743 o

nly

.

U1

S

1D1

37

42

 (

S

1

D

13

74

3)

MD

0

C1

MD

1

C3

MD

2

B2

MD

3

A5

MD

4

A6

MD

5

A7

MD

6

A8

MD

7

A9

MD

8

B8

MD

9

B9

MD

10

B1

0

MD

11

C2

MD

12

B3

MD

13

B5

MD

14

B6

MD

15

B7

W

E#

C8

RD#

C9

CS

#

C7

D/C

#

C1

0

TE

D2

GP

IO

_

IN

T

D3

RE

S

E

T

#

D1

VD

0

L9

VD

1

L8

VD

2

L7

VD

3

L6

VD

4

L5

VD

5

L4

VD

6

L3

VD

7

K1

0

VD

8

K9

VD

9

K8

VD

10

K7

VD

11

K6

VD

12

K5

VD

13

K4

VD

14

J1

1

VD

15

J1

0

VD

16

J9

VD

17

J8

VD

18

J7

VD

19

J6

VD

20

J5

VD

21

J4

VD

22

H1

1

VD

23

H1

0

V

D

24 (

N

C

)

H9

V

D

25 (

N

C

)

H8

V

D

26 (

N

C

)

G1

1

V

D

27 (

N

C

)

G1

0

V

D

28 (

N

C

)

G9

V

D

29 (

N

C

)

G8

V

D

30 (

N

C

)

F1

1

V

D

31 (

N

C

)

F1

0

V

D

32 (

N

C

)

F9

V

D

33 (

N

C

)

F8

V

D

34 (

N

C

)

E1

1

V

D

35 (

N

C

)

E1

0

VS

D1

0

HS

D9

PC

LK

D1

1

DE

C1

1

CL

K

I

A4

CL

K

O

UT

A3

CL

K

O

UT

E

N

B4

CNF

2

H3

CNF

1

G3

CNF

0

F3

T

E

ST

EN

E3

GP

IO

0

G1

GP

IO

1

G2

GP

IO

2

H1

GP

IO

3

H2

GP

IO

4

J1

GP

IO

5

J2

GP

IO

6

K2

GP

IO

7

K3

PW

R

S

V

E

J3

TE

S

T

2

E2

TE

S

T

1

E1

TE

S

T

0

F1

SC

A

N

EN

F2

VC

P

D5

Core

VD

D

D7

Core

VD

D

E4

Core

VD

D

G7

Core

VD

D

H6

IOV

DD

C4

IOV

DD

D8

IOV

DD

H4

PIO

VD

D

E8

PIO

VD

D

G4

PIO

VD

D

H5

PIO

VD

D

H7

PLLV

DD

D4

PLLV

SS

D6

VSS

C5

VSS

C6

VSS

E5

VSS

E6

VSS

E7

VSS

F4

VSS

F5

VSS

F6

VSS

F7

VSS

G5

VSS

G6

NC

A1

NC

A2

NC

A10

NC

A11

NC

B1

NC

B11

NC

E9

NC

K1

NC

K11

NC

L1

NC

L2

NC

L10

NC

L11

C20

0.

1u

F

C20

0.

1u

F

C2

3

0.

01

uF

C2

3

0.

01

uF

R2

10

k

R2

10

k

C5

0.

01

uF

C5

0.

01

uF

R3

10

k

R3

10

k

C21

0.

1u

F

C21

0.

1u

F

C2

2

0.

01

uF

C2

2

0.

01

uF

C1

9

0.

1

uF

C1

9

0.

1

uF

JP5

PI

O

V

D

D

JP5

PI

O

V

D

D

1

2

JP2

PL

L

V

D

D

JP2

PL

L

V

D

D

1

2

JP4

IO

V

DD S

O

URCE

JP4

IO

V

DD S

O

URCE

1

2

3

C4

0.

1u

F

C4

0.

1u

F

SH

5

.1

00

 in

. J

u

m

p

er

 S

hu

nt

SH

5

.1

00

 in

. J

u

m

p

er

 S

hu

nt

SH

2

.1

00

 in

. J

u

m

p

er

 S

hu

nt

SH

2

.1

00

 in

. J

u

m

p

er

 S

hu

nt

C25

0.

01

uF

C25

0.

01

uF

SH

4

.1

00

 in

. Ju

mp

er

 S

hu

nt

SH

4

.1

00

 in

. Ju

mp

er

 S

hu

nt

C1

8

0.

1u

F

C1

8

0.

1u

F

C17

0.

01

uF

C17

0.

01

uF

C10 1n

F

C10 1n

F

L2

F

e

rri

te

L2

F

e

rri

te

C3

0.

1u

F

C3

0.

1u

F

SW

1

S

W

4_

D

IPSW

4

SW

1

S

W

4_

D

IPSW

4

1

2

3

4

8

7

6

5

C1

6

0.

01

uF

C1

6

0.

01

uF

JP3

IO

V

D

D

JP3

IO

V

D

D

1

2

C14

0.

1u

F

C14

0.

1u

F

JP6

P

IO

V

DD S

O

URCE

JP6

P

IO

V

DD S

O

URCE

1

2

3

SH

3

.1

00

 in

. J

u

m

p

er

 S

hu

nt

SH

3

.1

00

 in

. J

u

m

p

er

 S

hu

nt

C2

0.

1

uF

C2

0.

1

uF

C9

0.

1

uF

C9

0.

1

uF

JP1

CO

RE

V

D

D

JP1

CO

RE

V

D

D

1

2

SH

1

.1

00

 in

. J

u

m

p

er

 S

hu

nt

SH

1

.1

00

 in

. J

u

m

p

er

 S

hu

nt

C1

3

0.

1

uF

C1

3

0.

1

uF

C1

5

0.

01

uF

C1

5

0.

01

uF

C1

1

10

uF

C1

1

10

uF

SH

6

.1

00

 in

. Ju

mp

er

 S

hu

nt

SH

6

.1

00

 in

. Ju

mp

er

 S

hu

nt

C1

0.

1u

F

C1

0.

1u

F

C8

0.

01

uF

C8

0.

01

uF

C1

2

0.

1u

F

C1

2

0.

1u

F

Summary of Contents for 5U13743P00C100

Page 1: ...Rev 1 1 S1D13743 Mobile Graphics Engine S5U13743P00C100 Evaluation Board User Manual Document Number X70A G 001 01 1 ...

Page 2: ... to export and or to otherwise dispose of the products and any technical information furnished if any for the devel opment and or manufacture of weapon of mass destruction or for other military purposes All brands or product names mentioned herein are trademarks and or registered trademarks of their respective companies SEIKO EPSON CORPORATION 2007 2018 All rights reserved Evaluation Board Kit and...

Page 3: ... 12 4 1 Power 12 4 1 1 Power Requirements 12 4 1 2 Voltage Regulators 12 4 1 3 S1D13743 Power 12 4 2 Clocks 13 4 3 Reset 13 4 4 Power Save 13 4 5 Host Interface 14 4 5 1 Direct Host Bus Interface Support 14 4 5 2 Connecting to the Epson S5U13U00P00C100 USB Adapter Board 15 4 6 LCD Panel Interface 16 4 7 GPIO Connections 17 5 Parts List 18 6 Schematic Diagrams 21 7 Board Layout 24 8 Change Record 2...

Page 4: ...4 Seiko Epson Corporation S5U13743P00C100 Evaluation Board Rev 1 1 ...

Page 5: ...orms via the host connector which provides the appropriate signals to support a variety of CPUs The S5U13743P00C100 evaluation board can also connect to the S5U13U00P00C100 USB Adapter board so that it can be used with a laptop or desktop computer via USB 2 0 This document is updated as appropriate Please check for the latest revision of this document before beginning any development The latest re...

Page 6: ...3 Host Bus Interface signals Headers for connection to the S5U13U00P00C100 USB Adapter board Headers for connecting to LCD panels Header for S1D13743 GPIO pins optional On board 4MHz oscillator 14 pin DIP socket if a clock other than 4MHz must be used 3 3V input power On board voltage regulator with 1 5V output On board voltage regulator with adjustable 6 24V output 40mA max to provide power for L...

Page 7: ... used to configure CNF 2 0 as described below The following figure shows the location of DIP switch SW1 on the S5U13743P00C100 board Figure 3 1 Configuration DIP Switch SW1 Location Table 3 1 Summary of Power On Reset Options SDU13743P00C100 SW1 4 1 Config S1D13743 CNF 2 0 Config Power On Reset State 1 ON 0 OFF SW1 1 CNF0 Host Data lines are normal Host data lines are swapped SW1 2 CNF1 Host Data ...

Page 8: ...s for each function are shown below Jumper Function Position 1 2 Position 2 3 No Jumper JP1 COREVDD Normal COREVDD current measurement JP2 PLLVDD Normal PLLVDD current measurement JP3 IOVDD Normal IOVDD current measurement JP4 IOVDD Source H1 connector pin 32 3 3VDD JP5 PIOVDD Normal PIOVDD current measurement JP6 PIOVDD Source H4 connector pin 8 3 3VDD Required settings when using S5U13U00P00C100...

Page 9: ...D13743 power supply When the jumper is at position 1 2 normal operation is selected When no jumper is installed the current consumption for each power supply can be measured by connecting an ammeter to pin 1 and 2 of the jumper The jumper associated with each power supply is as follows JP1 for COREVDD JP2 for PLLVDD JP3 for IOVDD JP5 for PIOVDD Figure 3 2 Configuration Jumper Locations JP1 JP2 JP3...

Page 10: ...rce JP4 is used to select the source for the IOVDD supply voltage When the jumper is at position 1 2 the IOVDD voltage must be provided to the H1 connector pin 32 When the jumper is at position 2 3 the IOVDD voltage is provided by the 3 3V power supply of the board Figure 3 3 Configuration Jumper Location JP4 JP4 ...

Page 11: ...ce JP6 is used to select the source for the PIOVDD supply voltage When the jumper is at position 1 2 the PIOVDD voltage must be provided to the H4 connector pin 8 When the jumper is at position 2 3 the PIOVDD voltage is provided by the 3 3V power supply of the board Figure 3 4 Configuration Jumper Location JP6 JP6 ...

Page 12: ...wer the LED backlight on some LCD panels 4 1 3 S1D13743 Power The S1D13743 Mobile Graphics Engine requires 1 5V and 1 65 3 6V power supplies 1 5V power for COREVDD and PLLVDD is provided by an on board linear voltage regulator IOVDD can be in the range of 1 65 3 6V When JP4 is set to the 2 3 position IOVDD is connected to 3 3V If a different voltage is required for IOVDD set JP4 to the 1 2 positio...

Page 13: ...n board 4MHz oscillator is not specified to work below a 3 0V supply voltage The S1D13743 MGE can output the input clock on the CLKOUT pin depending on the state of the CLKOUTEN input Both these signals are available on the H4 connector CLKOUT on pin 1 and CLKOUTEN on pin 4 On the board the CLKOUTEN pin is pulled down which disables the CLKOUT signal Note that connector H4 is not populated on the ...

Page 14: ...ws the S5U13743P00C100 evaluation board to be connected to a variety of development platforms For detailed S1D13743 pin mapping refer to the S1D13743 Hardware Functional Specification document number X70A A 001 xx The following figure shows the location of host bus connector H1 H1 is a 0 1x0 1 34 pin header 17x2 Figure 4 1 Host Bus Connector Location H1 For the pinout of connector H1 see Schematic...

Page 15: ...V and JP4 should be set to the 2 3 position When the S5U13743P00C100 is connected to the S5U13U00P00C100 USB Adapter board there are 2 LEDs on S5U13743P00C100 which provide a quick visual status of the USB adapter LED1 blinks to indicate that the USB adapter board is active LED2 turns on to indicate that the USB has been enumerated by the PC The following diagram shows the location of connectors P...

Page 16: ...adjustable 6 24V 40mA max power supply This voltage is provided only on connector H3 it is not used elsewhere on the board It is intended for use to power the LED backlight on some LCD panels The voltage is adjusted by the R24 pot Note For LCD panels that use a CCFL backlight an external power supply must be used to provide power to the inverter for the CCFL backlight Usually the inverter current ...

Page 17: ... Graphics Engine has 8 GPIO pins All the GPIO pins are routed to the H4 connector Note that connector H4 is not populated on the S5U13743P00C100 evaluation board The following figure shows the location of the GPIO connector H4 Figure 4 4 GPIO Connector Location H4 For the pinout of connector H4 see Schematic Diagrams on page 21 H4 ...

Page 18: ... C0402C103K4RACTU 7 1 C34 4 7uF 10V T C3528 Kemet T491B475K010AS 8 1 C35 10pF C0402 Panasonic ECG ECJ 0EC1H100D 9 1 C36 1uF 50V C1206 TDK C3216X7R1H105K 10 3 D1 D2 D3 LED0603 Panasonic SSG LNJ308G8LRA LED GREEN SS TYPE LOW CUR SMD 11 1 D4 MBR0530 SOD 123 Micro Commercial Co MBR0530 TP 12 2 F1 F2 ACF451832 222 TDK ACF451832 222 FILTER 3 TERM 60MHZ 300MA SMD 13 1 H1 HEADER_17X2 AMP 1 87215 7 14 1 H2...

Page 19: ...18 R23 47k R0402 30 1 R21 887k 1 RC0603 31 1 R22 22k R0402 32 1 R24 200k Panasonic ECG EVN 5ESX50B25 33 6 SH1 SH2 SH3 SH4 SH5 SH6 100 in Jumper Shunt Not Applicable Sullins Electronics Corp STC02SYAN JUMPER SHORTING TIN 34 1 SW1 SW4_DIPSW4 DIPSW4 CTS Corp 218 4LPST SWITCH DIP HALF PITCH 4POS 35 1 SW2 SW TACT SPST SW_EVQQW ITT Industries KSC241GLFS SWITCH TACT SILVER PLT GULLWING 36 2 TPGND1 TP3 3V...

Page 20: ...xas Instruments TPS76915DBVT IC 1 5V 100MA LDO REG SOT 23 5 40 1 U3 TPS61040 SOT23 5 TI TPS61040DVBR IC CONV DC DC BOOST LP SOT 23 5 41 1 Y1 4M OSC Connor Winfield CWX823 4 0M OSC 4 0000MHz 3 3V 50ppm SMD 42 0 Y2 14 Pin DIP AMP 2 641609 1 Table 5 1 Parts List Item Qty Reference Part Description Mfg Mfg PN Notes ...

Page 21: ...C9 CS C7 D C C10 TE D2 GPIO_INT D3 RESET D1 VD0 L9 VD1 L8 VD2 L7 VD3 L6 VD4 L5 VD5 L4 VD6 L3 VD7 K10 VD8 K9 VD9 K8 VD10 K7 VD11 K6 VD12 K5 VD13 K4 VD14 J11 VD15 J10 VD16 J9 VD17 J8 VD18 J7 VD19 J6 VD20 J5 VD21 J4 VD22 H11 VD23 H10 VD24 NC H9 VD25 NC H8 VD26 NC G11 VD27 NC G10 VD28 NC G9 VD29 NC G8 VD30 NC F11 VD31 NC F10 VD32 NC F9 VD33 NC F8 VD34 NC E11 VD35 NC E10 VS D10 HS D9 PCLK D11 DE C11 CL...

Page 22: ...14 Pin DIP Y2 14 Pin DIP OE 1 OUT 8 GND 7 VDD 14 Y1 4M OSC Y1 4M OSC OE 1 OUT 3 GND 2 VDD 4 TP3 3VDD1 TP_SMT TP3 3VDD1 TP_SMT 1 R5 R5 150k 1 C33 0 01uF C33 0 01uF R10 33 1 R10 33 1 TP3 TP3 R15 270 1 R15 270 1 C26 0 1uF C26 C31 0 01uF C31 0 01uF P1 HEADER_20X2 P1 HEADER_20X2 2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40 1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39 TPGND1 TP_SMT ...

Page 23: ...une 09 2007 Title Size Document Number Rev Date Sheet of Doc 1 0 LCD Connectors GPIO connector B 3 3 Saturday June 09 2007 Internal Step Up 6 to 24V Power Supply Typical 12V 40mA Vout 1 233x 1 R103 R105 R106 V R24 200k R24 200k 1 3 2 TP4 TP4 R21 887k 1 R21 887k 1 H4 HEADER 8X2 H4 HEADER 8X2 2 4 6 8 10 12 14 16 1 3 5 7 9 11 13 15 U3 TPS61040 U3 TPS61040 VIN 5 EN 4 GND 2 SW 1 FB 3 C36 1uF 50V C36 1u...

Page 24: ...Board Layout 24 Seiko Epson Corporation S5U13743P00C100 Evaluation Board Rev 1 1 7 Board Layout Figure 7 1 S5U13743P00C100 Board Layout Top View ...

Page 25: ...Board Layout S5U13743P00C100 Evaluation Board Seiko Epson Corporation 25 Rev 1 1 Figure 7 2 S5U13743P00C100 Board Layout Bottom View ...

Page 26: ... Evaluation Board Rev 1 1 8 Change Record X70A G 001 01 Revision 1 1 Issued March 26 2018 updated Sales and Technical Support Section updated some formatting X70A G 001 01 Revision 1 0 Issued August 15 2007 created from X63A G 002 01 updated for the S1D13743 ...

Page 27: ...ort For more information on Epson Display Controllers visit the Epson Global website https global epson com products_and_drivers semicon products display_controllers For Sales and Technical Support contact the Epson representative for your region https global epson com products_and_drivers semicon information support html ...

Reviews: