manualshive.com logo in svg

Emerson I/O MODULE IPMC7126E, Installation And Use Manual, Page: 53 / 54

Share
Download
Emerson I/O MODULE IPMC7126E Installation And Use Manual Download Page 53

   

IPMC7126E/7616E I/O Module Installation and Use (6806800A45B)

39

A

address assignments PCI local bus (IDSEL)

17

arbitration assignments (host boards)

18

arbitration pairs, MVME6100

19

architecture

xi

, 

15

B

backward compatibility

3

, 

10

basic features

2

block diagram, IPMC712

7

block diagram, IPMC761

5

board ejector handles

14

bus grants

19

C

caching

3

CIO device

9

CIO port pins

21

clock configuration, IPMC712

8

clock input

9

clock speed, SCSI

15

clock speed, Super I/O

21

compliance, IEEE P1386.1

2

configuring the module

11

connectors

EIA-E700

2

IPMC761

25

, 

26

P1 and P2

25

, 

26

, 

27

controller, SCSI

3

conventions used in the manual

xii

D

device ID, PCI device

18

device ID, SCSI

15

devices

CIO

9

ESCC

9

ISA

20

PCI

15

PIB

2

, 

21

SCSI

2

, 

15

Super I/O

9

DMA channel assignments

21

DMA connections

21

DMA support

9

, 

15

DTE

9

E

EEPROM device

9

EIA-E700

2

ejector levers

14

Emerson publications

35

ESCC

9

ESD precautions

12

Ethernet port interrupts

23

F

form factor

2

functionality

2

G

GPIO pin assignments

16

green PIB LED

10

green SCSI LED

10

H

handshaking signals

10

Hawk ASIC

18

headers, configurable

11

I

I/O

narrow SCSI

2

parallel

2

serial

2

I/O connector pin assignments

26

I/O modes

10

I/O ports

2

IDSEL mapping

18

IDSEL settings

3

, 

17

inspecting the module

11

installation

hardware

11

PMC module onto host board

11

installation precautions

12

installing the IPMC

11

interfaces

Hawk external register set

21

parallel

21

PCI bus

2

, 

26

SCSI

3

serial

21

interrupt assignments

for MVME5500

20

for MVME6100

20

Hawk MPIC for MVME5100

19

interrupt routing to PIB

23

IPMC mode

2

, 

10

IPMC specifications

33

IPMC712 pin assignments

25

IPMC761 pin assignments

26

ISA Bridge I/O Registers

9

Index

Summary of Contents for I/O MODULE IPMC7126E

Page 1: ...i IPMC7126E 7616E I O Module Installation and Use 6806800A45B September 2008 Edition ...

Page 2: ... in another document as a URL to a Emerson website The text itself may not be published commercially in print or electronic form edited translated or otherwise altered without the permission of Emerson It is possible that this publication may contain reference to or information about Emerson products machines and programs programming or services that are not available in your country Such referenc...

Page 3: ...the Equipment Operating personnel must not remove equipment covers Only Factory Authorized Service Personnel or other qualified service personnel may remove equipment covers for internal subassembly or component replacement or any internal adjustment Service personnel should not replace components with power cable connected Under certain conditions dangerous voltages may exist even with the power ...

Page 4: ...echnology Equipment this product tested to Equipment Class A EN 300 386 V 1 2 1 Electromagnetic compatibility and radio spectrum matters ERM Telecommunication network equipment Electromagnetic compatibility EMC requirements Board products are tested in a representative system to show compliance with the above mentioned requirements A proper installation in a CE marked system will maintain the requ...

Page 5: ...l Resource Bus 9 PCI to ISA Bridge PIB 9 Super I O 9 ESCC 9 CIO 9 Static ROM SROM 9 Input Output Modes 10 LEDs 10 PCI Signaling Voltage Level 10 RS232 Interface 10 2 Installing the IPMC Module 11 Packaging 11 Configuring the IPMC Modules 11 Installing IPMC Modules on Host Board 11 Before You Install or Remove a Board 12 Observe ESD Precautions 12 Watch for Bent Pins or Other Damage 13 Use Caution ...

Page 6: ... IPMC Module Interrupt Assignments 20 MVME6100 IPMC Module Interrupt Assignments 20 ISA Local Resource Bus 20 PCI to ISA Bridge PIB 21 Super I O 21 ISA DMA Channels 21 Z8536 CIO Port Pins 21 ISA DMA Connections Assignments 22 Interrupt Routing to PIB 23 Vital Product Data VPD 24 4 Connector Pin Assignments 25 IPMC712 Connector 25 IPMC761 Connector 26 PCI Interface and I O Connectors 27 A Specifica...

Page 7: ...ional Block Diagram 5 Figure 1 3 IPMC712 with Default Switch Settings 6 Figure 1 4 IPMC712 Functional Block Layout 7 Figure 1 5 IPMC712 Serial Port 4 Clock Configuration 8 Figure 2 1 IPMC Installation 12 Figure 2 2 Injector Ejector Lever Types 14 Figure 3 1 GPIO Switch Settings S1 16 Figure 3 2 IDSEL Switch Settings S2 17 List of Figures ...

Page 8: ...IPMC7126E 7616E I O Module Installation and Use 6806800A45B List of Figures viii ...

Page 9: ...el Assignments 21 Table 3 9 Z8536 CIO Port Pins Assignment 22 Table 3 10 DMA Connection Assignments 22 Table 3 11 PIB Interrupt Assignments 23 Table 4 1 IPMC712 Connector 25 Table 4 2 IPMC761 Connector 26 Table 4 3 PCI Connector Pin Assignments P11 27 Table 4 4 PCI Connector Pin Assignments P12 28 Table 4 5 PCI Connector Pin Assignments P13 29 Table 4 6 PCI Connector Pin Assignments P14 30 Table 4...

Page 10: ...IPMC7126E 7616E I O Module Installation and Use 6806800A45B List of Tables x ...

Page 11: ...long with others are discussed in the following chapters of this manual As of the printing date of this manual these I O module models are available This manual is organized as follows Chapter 1 Product Features Chapter 2 Installing the IPMC Module Chapter 3 Programming Chapter 4 Connector Pin Assignments Appendix A Specifications Appendix B Related Documentation Summary of Changes See the table b...

Page 12: ... manual assertion and negation are used to specify forcing a signal to a particular state In particular assertion and assert refer to a signal that is active or true negation and negate indicate a signal that is inactive or false These terms are used independently of the voltage level high or low that they represent Data and address sizes are defined as follows Conventions Used in This Manual The ...

Page 13: ...ier is used for system output for example screen displays reports examples and system prompts Enter Return or CR represents the carriage return or Enter key Ctrl represents the Control key Execute control characters by pressing the Ctrl key and the letter simultaneously for example Ctrl d ...

Page 14: ...IPMC7126E 7616E I O Module Installation and Use 6806800A45B About This Manual xiv ...

Page 15: ...module With this PMC card configuration the memory mezzanine one PMC slot and the PMCspan are still available providing support for additional product customization IPMC Mode In IPMC mode the MVME 6100 MVME5500 and MVME5100 support legacy MVME761 or MVME712M rear transition modules with limited PMC I O when an IPMC712 or IPMC761 module is installed in PMC slot 1 In this configuration signals used ...

Page 16: ...e Winbond chip depending on the IPMC module you are using Note The S2 is not dependent on either IPMC module It is dependent on either the MVME5100 MVME5500 or MVME6100 host board The IPMC modules are shipped configured for these boards Details on IDSEL mapping and PCI arbitration assignments for these SBCs can be found in Chapter 3 Programming An illustration showing the S2 switch settings can be...

Page 17: ...e exists a possibility for contention on these signals Figure 1 1 IPMC761 with Default Switch Setting Table 1 1 IPMC761 Jumpers Jumper Description Setting J1 Reserved 9PLD programming header N A J2 Port 3 Transmit Clock 1 2 driven by IPMC761 2 3 received by IPMC761 J3 Port 4 Transmit Clock 1 2 driven by IPMC761 2 3 received by IPMC761 2844 0905 P12 P14 P11 P13 DS2 DS1 U5 J3 U12 U6 C10 U11 J2 C8 C9...

Page 18: ...gure 1 2 IPMC761 Functional Block Diagram 2863 0101 PIB ISA bus WINBOND W83C554F_ H SCSI LSILOGIC SYM53C895A PMC PCI BUS CONNECTORS P11 P12 IPMC761 Receptacle to Base Board Super I O NATIONAL PC97307 ESCC 85230 CIO Z8536 SROM VPD P2 MUX LOGIC PMC I O Connector P1 Parallel 2 Async Serial Ports ...

Page 19: ...g J1 Reserved 9PLD programming header N A J2 Port 4 Receive Clock 1 2 driven by IPMC712 2 3 received by IPMC712 J3 Port 4 Transmit Clock 1 2 driven by IPMC712 2 3 received by IPMC712 J5 Clock Loopback MAX207 14 15in connects to R1out 2843 0905 P12 P14 P11 P13 DS2 DS1 U5 J3 U12 U6 C10 U11 J2 J5 J4 C8 C9 C7 C5 C2 C4 U3 IPMC761 SCSI BUSY PIB BUSY J1 Y2 Y1 Y3 U15 U19 U7 P15 C9 S1 C7 S2 S2 S1 ...

Page 20: ...ion and Use 6806800A45B Chapter 1 Product Features 6 Figure 1 4 IPMC712 Functional Block Layout JSA bus PCI bus Rear SCSI COM1 COM2 Parallel COM3 COM4 sync PMC P11 P12 PIB WB 554 SCSI LSI Super IO National ESCC 85230 CIO 8536 PMC P14 P15 ...

Page 21: ...2 Serial Port 4 Clock Configuration Base Board IPMC712 Z8536 DSR4 DTR4 LLB4 RLB4 RI4 TM4 TXD DCD RXD RXCI RTS TXCI TXCO DTE NC 2865 0101 J2 1 Z85230 2 3 1 2 3 J3 TXDB RTSB DCDB RXDB RTXCB TRXCB CTSB J5 DB25 Connector P2 ADAPTER 64 PIN CABLE MVME712M MODULE 7 2 8 4 5 3 15 17 CTS NC NC NC NC 24 20 DCD GND J15 ...

Page 22: ...udo interrupt acknowledge cycles in the ISA I O space DMA supports for the Z85230 is provided by the PIB The clock input to the Z85230 PCLK pin is a 10 MHz clock The Z85230 supplies an interrupt vector during a pseudo interrupt acknowledge cycle The vector is modified based upon the interrupt source within the device All modem control lines from the ESCC are multiplexed demultiplexed through conne...

Page 23: ...C712 LEDs Both modules use two LEDs to provide PMC status The module s green SCSI LED is lit when the SCSI device is Master The module s green PIB LED is lit when the PCI bus grant to the PIB is asserted PCI Signaling Voltage Level Both modules will operate with only 5V signaling levels RS232 Interface On the IPMC712 module the four serial ports are used to communicate at RS232 voltage levels P14 ...

Page 24: ...IPMC7126E 7616E I O Module Installation and Use 6806800A45B Chapter 1 Product Features 10 ...

Page 25: ...ctices of static sensitive equipment Configuring the IPMC Modules There are two user configurable switches on the IPMC712 and IPMC761 I O modules Switches S1 and S2 are described in Chapter 3 Programming Installing IPMC Modules on Host Board Both the IPMC712 and the IPMC761 modules are installed on PMC slot 1 of the host board As a general reminder IPMC modules must be installed on the host board ...

Page 26: ... be damaged if improperly installed or handled Please read and follow the guidelines in this section to protect your equipment Observe ESD Precautions Use ESD Wrist Strap ESD Emerson strongly recommends that you use an antistatic wrist strap and a conductive foam pad when installing or upgrading a system Electronic components such as disk drives computer boards and memory modules can be extremely ...

Page 27: ...act your local sales representative to schedule delivery of a replacement chassis assembly Use Caution When Installing or Removing Boards When first installing boards in an empty chassis we recommend that you start at the left of the card cage and work to the right when cards are vertically aligned in horizontally aligned cages work from bottom to top When inserting or removing a board in a slot a...

Page 28: ...ype has a latching mechanism to prevent the lever from being opened accidentally You must press the lever release before you can open the lever Never force the lever If the lever does not open easily you may not have pressed firmly enough on the release If the lever does not close easily the board may not be properly seated in the chassis To open a lever press the release and move the lever outwar...

Page 29: ...ter describes those aspects of the specification that are unique to both modules PCI Local Bus The on board PCI devices on the IPMC712 and the IPMC761 are the PCI to ISA Bridge and the SCSI controller The PCI to ISA Bridge PIB The PCI to ISA Bridge PIB provides the bridging functions between PCI local bus and the ISA local resource bus Other features contained in the PIB are 8259 Interrupt Control...

Page 30: ...ge GPIO1_MASTER_l output 1 SCSI LED SCSI is not MASTER 0 SCSI is MASTER GPIO2 input 1 SCSI speed selectable by switch S1 S1 1 OFF selects Ultra 0 S1 1 ON selects FAST default GPIO3 input 1 SCSI bus width selectable by switch S1 S1 2 in OFF selects Wide SCSI 0 S1 2 in ON selects Narrow SCSI 0 4 5 6 7 8 Not used Table 3 2 SCSI Speed Width Settings Using GPIO2 1 2 SCSI Type Width Speed FAST SCSI Narr...

Page 31: ...n using the IPMC 712 761 with ECC VME boards MVME5100 and MVME5500 boards released prior to the MVME6100 Connection to IDSEL AD 16 on PMC connector pin P12 34 is selected when using the IPMC712 761 with the MVME6100 board Connection to IDSELB varies according to the base board 5100 No Connect 5500 AD 17 6100 AD 21 PrPMC Carrier AD 17 Figure 3 2 IDSEL Switch Settings S2 If Then The SW2 P1 is OFF Th...

Page 32: ... IPMC module PCI arbitration is performed using logic implemented in Programmable Logic Devices PLDs These arbiters use a rotating priority scheme for fairness and bus parking and will always be on the GT 64260B There are no software programmable modes to these arbiters Table 3 3 IDSEL and IDSELB Mapping for PCI Devices Device Number Field PCI Address Line IDSEL Connection 0b0_1011 AD11 PCI ISA Br...

Page 33: ...h the PowerPlusII Programming Specification for a single processor board configuration MVME5100 IPMC Module Interrupt Assignments Legacy interrupt assignment for the PCI to ISA Bridge PIB is maintained to ensure software compatibility between MVME5100 and IPMC761 while in IPMC mode This is accomplished by using the on board IPMC761 connector to route the PIB s interrupt to external interrupt 0 of ...

Page 34: ...d back to the IPMC PIB device MVME6100 IPMC Module Interrupt Assignments Legacy Interrupt assignments were not maintained on the MVME6100 because of the vastly different host bridge device MV64360 The MVME6100 uses the interrupt controller integrated into MV64360 to manage the MV64360 internal interrupts as well as the external interrupt requests The IPMC module interrupts are routed to the MV6436...

Page 35: ...R1 pins determine the device s operation Clock speed is 48 MHz The following table shows the hardware strapping for the Super I O device ISA DMA Channels The following table lists PIB DMA Channel Assignments not used Z8536 CIO Port Pins The following table lists port pins not used by the IPMC761 module Notes 1 The Hawk External Register Set interface now provides these functions Table 3 7 Strap Pi...

Page 36: ...IL Output Not used on module PB6 FUSE Input Not used on module PB7 ABORT_ Input Not used on module PC1 Reserved I O Not used on module PC2 BASETYP0 Input Not used on module PC3 BASETYP1 Input Table 3 10 DMA Connection Assignments Chann el Connection Level Usage 0 SCC W REQA high Serial Port 3 RX 1 SCC DTR REQA high Serial Port 3 TX 2 SIO DRQ2 DACK2 high User SIO configurable suggested use is paral...

Page 37: ...edge during a pseudo IACK cycle The Z8536 CIO has higher priority than the Z85230 ESCC This IRQ MUST be programmed for level sensitive mode 4 This interrupt is routed from the MVME5100 through the IPMC connector to the module s PIB to allow backward compatibility to other products Table 3 11 PIB Interrupt Assignments PRI ISA IRQ Controller Edge Leve l Polarity Interrupt Source Notes 1 IRQ0 INT1 Ed...

Page 38: ...ogramming 24 Vital Product Data VPD To access VPD information for each SBC access the registers through the I2 C interface as follows MVME5100 via the Hawk ASIC IPMC761 s VPD address is A4 MVME5500 via the Discovery1 device GT64260 MVME6100 via the Discovery2 device MV64360 ...

Page 39: ...signals The pin assignments for this connector are as follows Table 4 1 IPMC712 Connector Pin Signal Description Signal Description Pin 1 I2CSCL I2CSDA 2 3 GND GND 4 5 JDB8 GND 6 7 GND JDB9 8 9 JDB10 3 3V 10 11 3 3V JDB11 12 13 JDB12 GND 14 15 GND JDB13 16 17 JDB14 3 3V 18 19 3 3V JDB15 20 21 JDBP1 GND 22 23 GND LANINT2_L 24 25 PIB_INT 3 3V 26 27 3 3V PIB_PMCREQ 28 29 PIB_PMCGNT GND 30 31 GND 3 3V...

Page 40: ...connector are as follows Table 4 2 IPMC761 Connector Pin Signal Description Signal Description Pin 1 I2CSCL I2CSDA 2 3 GND GND 4 5 DB8 GND 6 7 GND DB9 8 9 DB10 3 3V 10 11 3 3V DB11 12 13 DB12 GND 14 15 GND DB13 16 17 DB14 3 3V 18 19 3 3V DB15 20 21 DBP1 GND 22 23 GND LANINT2_L 24 25 PIB_INT 3 3V 26 27 3 3V PIB_PMCREQ 28 29 PIB_PMCGNT GND 30 31 GND 3 3V 32 33 5 0v 5 0v 34 35 GND GND 36 37 5 0v 5 0v...

Page 41: ... PCI Connector Pin Assignments P11 Pin Signal Description Signal Description Pin 1 TCK 12V 2 3 GND INTA 4 5 INTB INTC 6 7 PMCPRSNT1 5V 8 9 INTD Not Used 10 11 GND Not Used 12 13 CLK GND 14 15 GND PMCGNT1 16 17 PMCREQ1 5V 18 19 5V Vio AD31 20 21 AD28 AD27 22 23 AD25 GND 24 25 GND C BE3 26 27 AD22 AD21 28 29 AD19 5V 30 31 5V Vio AD17 32 33 FRAME GND 34 35 GND IRDY 36 37 DEVSEL 5V 38 39 GND LOCK 40 4...

Page 42: ...t Used Not Used 10 11 Not Used 3 3V 12 13 RST Not Used 14 15 3 3V Not Used 16 17 Not Used GND 18 19 AD30 AD29 20 21 GND AD26 22 23 AD24 3 3V 24 25 IDSEL1 AD23 26 27 3 3V AD20 28 29 AD18 GND 30 31 AD16 C BE2 32 33 GND Not Used 34 35 TDRY 3 3V 36 37 GND STOP 38 39 PERR GND 40 41 3 3V SERR 42 43 C BE1 GND 44 45 AD14 AD13 46 47 GND AD10 48 49 AD08 3 3V 50 51 AD07 Not Used 52 53 3 3V Not Used 54 55 Not...

Page 43: ...ed Not Used 12 13 Not Used GND 14 15 GND Not Used 16 17 Not Used Not Used 18 19 Not Used GND 20 21 5V Vio Not Used 22 23 Not Used Not Used 24 25 Not Used GND 26 27 GND Not Used 28 29 Not Used Not Used 30 31 Not Used GND 32 33 GND Not Used 34 35 Not Used Not Used 36 37 Not Used GND 38 39 5V Vio Not Used 40 41 Not Used Not Used 42 43 Not Used GND 44 45 GND Not Used 46 47 Not Used Not Used 48 49 Not ...

Page 44: ...Not Used DB3 8 9 Not Used DB4 10 11 Not Used DB5 12 13 Not Used DB6 14 15 PRSTB DB7 16 17 PRD0 DBP 18 19 PRD1 ATN 20 21 PRD2 BSY 22 23 PRD3 ACK 24 25 PRD4 RST 26 27 PRD5 MSG 28 29 PRD6 SEL 30 31 PRD7 D C 32 33 PRACK REQ 34 35 PRBSY O I 36 37 PRPE AFD 38 39 PRSEL SLIN 40 41 INIT TXD3 42 43 PRFLT RXD3 44 45 TXD1_232 RTXC3 46 47 RXD1_232 TRXC3 48 49 RTS1_232 TXD4 50 51 CTS1_232 RXD4 52 53 TXD2_232 RT...

Page 45: ...on Signal Description Pin 1 I2CSCL I2CSDA 2 3 GND GND 4 5 DB8 GND 6 7 GND DB9 8 9 DB10 3 3V 10 11 3 3V DB11 12 13 DB12 GND 14 15 GND DB13 16 17 DB14 3 3V 18 19 3 3V DB15 20 21 DBP1 GND 22 23 GND LANINT2_L 24 25 PIB_INT 3 3V 26 27 3 3V PIB_PMCREQ 28 29 PIB_PMCGNT GND 30 31 GND 3 3V 32 33 5 0V 5 0V 34 35 GND GND 36 37 5 0V 5 0V 38 39 GND GND 40 Table 4 6 PCI Connector Pin Assignments P14 continued P...

Page 46: ...IPMC7126E 7616E I O Module Installation and Use 6806800A45B Chapter 4 Connector Pin Assignments 32 ...

Page 47: ...ate 5 0MB s Ultra SCSI Transfer Rate 20 0MB s 8 Bit Mode 40 0MB s 16 Bit Mode Connector Routed to P2 50 or 68 Pin on P2 Synchronous Serial Ports Controller 85230 8536 Number of Ports 2 Configuration TTL to P2 Both Ports SIM on MVME761 Baud Rate BPS Max 2 5M Synchronous 38 4K Asynchronous Connector Routed to P2 HD 26 on MVME761 Asynchronous Serial Ports Controller 16C550 UART Number of Ports 2 1655...

Page 48: ...endix A Specifications 34 Power Requirements The table below lists the typical and maximum power consumption of the IPMC712 and IPMC761 modules Table A 2 Power Consumption Supply Voltage Amps Typical Amps Maximum 5V 5 0 5 A N A 12V 10 0 2 A 0 5 A 12V 10 0 1 A 0 3 A ...

Page 49: ... This site provides the most up to date copies of Emerson Network Power Embedded Computing product documentation Table B 1 Emerson Network Power Embedded Computing Publications Document Title Publication Number MVME55006E Single Board Computer Installation and Use 6806800A37 MVME51005E Single Board Computer Installation and Use 6806800A38 MVME5500 Single Board Computer Programmer s Reference Guide...

Page 50: ...the information is preliminary and the revision levels of the documents are subject to change without notice Table B 2 Manufacturers Documents Document Title Publication Number WebSite Freescale Literature Distribution Center E mail ldcfomotorola hibbertco com MPC750 RISC Microprocessor Users Manual MPC750UM AD MPC7400 RISC Microprocessor Users Manual MPC7400UM D PowerPlus II Vital Product Data En...

Page 51: ...cial Interest Group Peripheral Component Interconnect PCI Local Bus Specification PCI Specification Revision 2 0 2 1 2 2 Institute of Electrical and Electronics Engineers Inc IEEE IEEE Common Mezzanine Card Specification CMC P1386 Draft 2 0 IEEE PCI Mezzanine Card Specification PMC P1386 1 Draft 2 0 Bidirectional Parallel Port Interface Specification IEEE Standard 1284 ANSI ANSI Small Computer Sys...

Page 52: ......

Page 53: ... DMA channel assignments 21 DMA connections 21 DMA support 9 15 DTE 9 E EEPROM device 9 EIA E700 2 ejector levers 14 Emerson publications 35 ESCC 9 ESD precautions 12 Ethernet port interrupts 23 F form factor 2 functionality 2 G GPIO pin assignments 16 green PIB LED 10 green SCSI LED 10 H handshaking signals 10 Hawk ASIC 18 headers configurable 11 I I O narrow SCSI 2 parallel 2 serial 2 I O connec...

Page 54: ...ription xi programmable modes 18 programming model 15 R register access 9 registers ISA bridge 21 related specifications 37 revision ID PCI device 18 RS232 Interface 10 S S1 switch 3 16 S2 switch 17 SCRIPTS RAM 3 SCSI as master 10 SCSI controller 3 SCSI data lines 2 SCSI device 2 SCSI signals 4 selecting IDSEL settings 17 selecting SCSI bus width 16 selecting SCSI master 16 selecting SCSI speed 16...

Reviews:

No comments