background image

Trion 8 BGA81 Development Kit User Guide

Pin Number

J3

(1)

J4

(1)

J5

(1)

7

GPIOL_05

GPIOR_02

GPIOR_22

8

GPIOL_15

GPIOR_13

GPIOR_31

9

GPIOL_07

GPIOR_03

GPIOR_23

10

GPIOL_16

GPIOR_14

GPIOR_32

11

GPIOL_09

GPIOR_05

GPIOR_24

12

GPIOL_17

GPIOR_15

GPIOR_34

13

GPIOL_10

GPIOR_06

GPIOR_25

14

GPIOL_18

GPIOR_16

GPIOR_35

15

GPIOL_11

GPIOR_07

GPIOR_26

16

GPIOL_19

GPIOR_17

GPIOR_36

17

GPIOL_12

GPIOR_08

GPIOR_27

18

GPIOL_20

GPIOR_18

GPIOR_37

19

NC

GPIOR_10

NC

20

GPIOL_21

GPIOR_19

NC

21

GND

GND

GND

22

GND

GND

GND

J6 Header

J6 is a 2 x 3 (6-pin) header that lets you select 3.3 V, 2.5 V, or 1.8 V for T8F81C

bank 2A VDDIO (VDDI02A) from the on-board regulators.

Table 3: Header J6 Pin Assignments

Pin Number

Signal

1

1.8 V

2

VDDIO2A

3

2.5 V

4

VDDIO2A

5

3.3 V

6

VDDIO2A

A shunt connecting J6 pins 1 and 2 selects 1.8 V.

A shunt connecting J6 pins 3 and 4 selects 2.5 V.

A shunt connecting J6 pins 5 and 6 selects 3.3 V (default).

Caution: 

 Only select one voltage at a time. Installing more than one

shunt on J6 may cause contention.

J8 Header

J8 is a 2 x 3 (6-pin) header that lets you select 3.3 V, 2.5 V, or 1.8 V for T8F81C

bank 2B VDDIO (VDDI02B) from the on-board regulators.

(1)

Use these pin names when using the Interface Designer in the Efinity software.

www.efinixinc.com

9

Summary of Contents for Trion8 BGA81

Page 1: ...8 www efinixinc com Copyright 2018 All rights reserved Efinix the Efinix logo Quantum Trion and Efinity are trademarks of Efinix Inc All other trademarks and service marks are the property of their re...

Page 2: ...Requirements 3 Installing Standoffs 3 Running the Demonstration Design 3 Board Functional Description 4 Features 5 Overview 5 Power On 6 Reset 7 Clock Sources 7 Headers 8 User Outputs 11 User Inputs 1...

Page 3: ...ce on the board Refer to the E nity Software User Guide for information about how to con gure the device Learn more E nity documentation is installed with the software see Help Documentation and is al...

Page 4: ...1 Development Board Block Diagram Efinix T8F81C WINBOND 8 Mbit SPI NOR Flash 8 MHz PLL IN Low Dropout Regulators Max 180 mA 1 1 V 1 8 V 2 5 V 3 3 V Voltage Select Voltage Select T8F81C VDDIO 2A T8F81C...

Page 5: ...on page 7 for details 5 LEDs on T8F81C bank 1A and 1B I O pins for user outputs 2 pushbutton switches connected to T8F81C bank 1A I O pins for user inputs Power good and T8F81C con guration done LEDs...

Page 6: ...controller The T8 device accesses this con guration bitstream when it is in active con guration mode default The board s main power supply is the 5 V DC 500 mA it receives from the USB interface The b...

Page 7: ...1 provides the required high low high transition After toggling CRESET the T8F81C device goes into con guration mode and reads the device con guration bitstream from the ash memory When con guration c...

Page 8: ...board expects to receive 5 V DC 500 mA on this interface Headers J3 J4 and J5 The board headers J3 J4 and J5 contain the Trion 8 BGA81 Development Board GPIO pins These 2 x 11 22 pin headers connect...

Page 9: ...6 pin header that lets you select 3 3 V 2 5 V or 1 8 V for T8F81C bank 2A VDDIO VDDI02A from the on board regulators Table 3 Header J6 Pin Assignments Pin Number Signal 1 1 8 V 2 VDDIO2A 3 2 5 V 4 VD...

Page 10: ...r J27 Pin Assignments Pin Number Signal 1 User supplied clock 2 2 T8F81C PLL input 3 On Board 33 333 MHz oscillator J29 Header J29 is a 2 pin header that provides the 5 V input from the USB interface...

Page 11: ...e T8F81C device The T8F81C bank 1A I O signals connected to these switches have a pull up resistor When you press the switch the signal drives low indicating user input Table 8 User Outputs Reference...

Page 12: ...Trion 8 BGA81 Development Kit User Guide Revision History Table 9 Revision History Date Version Description June 2018 1 0 Initial release www efinixinc com 12...

Reviews: