
port the higher speed of USB 2.0 without any changes.
The chipset has the following advanced USB features:
•
Compliant with Enhanced Host Controller Interface
(EHCI) Specification Revision 0.95 and Universal Host
Controller Interface (UHCI) Specification Revision 1.1
•
PCI multi-function device consists of two UHCI Host Control-
lers for full/low-speed signaling and one EHCI Host
Controller core for high-speed signaling
•
Supports PCI-Bus Power Management Interface Specifi-
cation release 1.1
•
Legacy support for all downstream facing ports
AGP
The mainboard includes a AGP slot that provides four times
the bandwidth of the original AGP specification. AGP technol-
ogy provides a direct connection between the graphics sub-
system and the processor so that the graphics do not have to
compete for processor time with other devices on the PCI bus.
Audio
•
Compliant with AC'97 Codec
•
4 stereo analog inputs with 5-bits volume controls for
each channel
•
Input mixer for 4 stereo, MIC and DAC inputs
•
Advanced Power Management
•
48-pins LQFP
10/100 LAN
(optional)
The VT6103 is a Physical Layer device for Ethernet 10BASE-T
and 100BASE-TX using category 5 Unshielded, Type 1
Shielded, and Fiber Optic cables.
•
Dual Speed – 100/10 Mbps
•
Half And Full Duplex
•
Meet All Applicable IEEE 802.3, 10Base-T and 100Base-
Tx Standards
•
Adaptive Equalizer
Expansion
Options
The mainboard comes with the following expansion options:
•
Five 32-bit PCI slots
•
One 4xAGP slot
•
A Communications and Network Riser (CNR) slot (AC97
interface only)
•
Two IDE channels and a floppy disk drive interface
The mainboard supports Ultra DMA bus mastering with trans-
fer rates of 33/66/100/133 MB/sec.
IEEE 1394A Con-
troller Interface
(optional)
•
Fully support provisions of IEEE1394-1995 for High Per-
formance Serial Bus and the P1394a draft 2.0 standard
•
Provides one compliant cable port at 100Mbits/s,
200Mbits/s, and 400Mbits/s
•
Supports arbitrated short bus reset to improve utilization
of the bus
•
Data interface to link-layer controller provided through
2/4/8 parallel lines at 50Mbits/s
•
Support power-down feature to conserve energy in bat-
tery powered applications
3