Chengdu Ebyte Electronic Technology Co.,Ltd.
7
Copyright ©2012–2021
,
Chengdu Ebyte Electronic Technology Co.,Ltd.
Power step:
SI24R1Register setting table
:
Address(Hex)
Mnemonic
Bit
Reset Value
Description
06
RF_SETUP
Rf configuration
RF_PWR
2:0
110
TX transmitting power
111:7dBm
110:4dBm
101:3dBm
100:1dBm
011:0dBm
010:-4dBm
001:-6dBm 000:-12dBm
011
:
Front 0dBm, output 20dBm;
010
:
Front -4dBm
,
output 17dBm
;
011
:
Front -6dBm
,
output 14dBm;
000
:
Front -12dBm
,
output 8dBm;
IRQ is an interrupt pin. It is used to wake up the microcontroller and achieve fast response; users can leave it
unconnected and use SPI to query the interrupt status (not recommended, not conducive to overall power
consumption, low efficiency);
CE can be connected to high level for a long time, but the module must be set to POWER DOWN power-
down mode when writing to the register. It is recommended that CE be controlled by MCU pin.
The CE pin is connected to the LNA enable pin. When CE=1, LNA is turned on, and when CE=0, LNA is
turned off. This operation is completely consistent with the transceiver mode of nRF24L01; in other words,
the user does not need to care about LNA operation at all;
If the user needs to answer automatically, the CE pin must remain high during transmission. The correct
operation is: CE=1 to trigger the transmission. After knowing that the transmission is completed, CE=0,
instead of CE=0 after 10us. The reason is: After SI24R1 is sent, it will immediately switch to receiving mode.
At this time, if CE= 0, the LNA has been turned off, which is not conducive to receiving sensitivity.
5 Basic application