Data Translation DT3152-LS, User Manual

Page: 47 / 214

Principles of Operation
31
2
2
2
2
2
2
2
2
2
Master Clock, Integration, and Line-Sync
Output Signals
Note:
The output signals described in this section can be used for
line-scan operations only. They cannot be used for area-scan
operations.
For line-scan operations, the DT3152-LS frame grabber board can
generate the following output signals:
• Master clock output signal
−
The master clock output pulse
controls the camera’s pixel rate. The internal pixel clock on the
DT3152-LS board is used to generate the master clock output
pulse, which in turn, is used to generate the integration output
and line-sync output pulses.
The DT3152-LS board generates RS-422 master clock output
signal MCLK_OUT
−
on pin 2 of connector J2 and master clock
output signal M on pin 1 of connector J2.
Using software, you can set the frequency of the master clock
output pulse from 1 kHz to 20 MHz.
• Integration output signal
−
The integration output pulse controls
the exposure time of the camera.
The DT3152-LS board generates integration output signal
INTEGRATE
−
on pin 8 of connector J2 and integration output
signal INTEGRATE
+
on pin 7 of connector J2.
Using software, you can specify the number of pixel clock pulses
that you want to occur before the specified edge (high-to-low or
low-to-high) of the integration output pulse becomes active. If
the specified edge is high-to-low, the low portion of the pulse is
active; if the specified edge is low-to-high, the high portion of the
pulse is active.