STK11C88
Document Number: 001-50591 Rev. **
Page 11 of 15
Software Controlled STORE/RECALL Cycle
The software controlled STORE/RECALL cycle follows.
[11, 12]
Parameter
Alt
Description
25 ns
45 ns
Unit
Min
Max
Min
Max
t
RC
t
AVAV
STORE/RECALL Initiation Cycle Time
25
45
ns
t
SA
[11]
t
AVEL
Address Setup Time
0
0
ns
t
CW
[11]
t
ELEH
Clock Pulse Width
20
30
ns
t
HACE
[11]
t
ELAX
Address Hold Time
20
20
ns
t
RECALL
[11]
RECALL Duration
20
20
μ
s
Switching Waveforms
Figure 10. CE Controlled Software STORE/RECALL Cycle
[12]
t
RC
t
RC
t
SA
t
SCE
t
HACE
t
STORE
/ t
RECALL
DATA VALID
DATA VALID
6
#
S
S
E
R
D
D
A
1
#
S
S
E
R
D
D
A
HIGH IMPEDANCE
ADDRESS
CE
OE
DQ (DATA)
Notes
11. The software sequence is clocked on the falling edge of CE without involving OE (double clocking abort the sequence).
12. The six consecutive addresses must be read in the order listed in the Mode Selection table. WE must be HIGH during all six consecutive cycles.
[+] Feedback
