background image

 

CY7C68023/CY7C68024

Document #: 38-08055 Rev. *B

Page 5 of 9

4.0

 Applications

The NX2LP is a high-speed USB 2.0 peripheral device that

connects NAND Flash devices to a USB host using the USB

Mass Storage Class protocol.

4.1

Additional Resources

• CY3685 EZ-USB NX2LP Development Kit
• CY4618 EZ-USB NX2LP Reference Design Kit
• USB Specification version 2.0
• USB 

Mass Storage Class Bulk Only Transport

 

Specification

http://www.usb.org/developers/data/devclass/ 
usbmassbulk_10.pdf.

5.0

 Functional Overview

5.1

USB Signaling Speed

The NX2LP operates at two of the three rates defined in the

USB Specification Revision 2.0 dated April 27, 2000:

• Full speed, with a signaling bit rate of 12 Mbits/sec
• High speed, with a signaling bit rate of 480 Mbits/sec.

The NX2LP does not support the low-speed signaling rate of

1.5 Mbits/sec.

5.2

NAND Flash Interface

During normal operation the NX2LP supports an 8-bit I/O

interface, eight chip enable pins, and other control signals

compatible with industry standard NAND Flash devices.

6.0

 Enumeration

During the start-up sequence, internal logic checks for the

presence of NAND Flash with valid configuration data in the

configuration data memory area. If valid configuration data is

found, the NX2LP uses the values stored in NAND Flash to

configure the USB descriptors for normal operation as a USB

mass storage device. If no NAND Flash is detected, or if no

valid configuration data is found in the configuration data

memory area, the NX2LP uses the default values from internal

ROM space for manufacturing mode operation. The two

modes of operation are described in sections 6.1 and 6.2

below.

 

6.1

Normal Operation Mode

In Normal Operation Mode, the NX2LP behaves as a USB 2.0

Mass Storage Class NAND Flash controller. This includes all

typical USB device states (powered, configured, etc.). The

USB descriptors are returned according to the data stored in

the configuration data memory area. Normal read and write

access to the NAND Flash is available in this mode.

6.2

Manufacturing Mode

In Manufacturing mode, the NX2LP enumerates using the

default descriptors and configuration data that are stored in

internal ROM. This mode allows for first-time programming of

the configuration data memory area, as well as board-level

manufacturing tests. 

A unique USB serial number is required for each device in

order to comply with the USB Mass Storage specification.

Also, Cypress requires designers to use their own Vendor ID

for final products. The Vendor ID is obtained through regis-

tration with the USB Implementor’s Forum (USB-IF), and the

Product ID is determined by the designer.
Cypress provides all the software tools and drivers necessary

for properly programming and testing the NX2LP. Please refer

to the documentation in the development or reference design

kit for more information on these topics.

6.3

Configuration Data

Certain features in the NX2LP can be configured by the

designer to disable unneeded features, and to comply with the

USB 2.0 specification’s descriptor requirements for mass

storage devices. 

Table 6-1

 lists the variable configuration data

and the default values that are stored in internal ROM space.

The default ROM values are returned by an unprogrammed

NX2LP device.

NAND Flash

Programmed?

Load Default

Descriptors and

Configuration Data

Manufacturing

Mode

Load Custom

Descriptors and

Configuration Data

Enumerate As

USB Mass

Storage Device

Normal Operation

Mode

Start-up

Enumerate As

Generic NX2LP

Device

NAND Flash

Present?

No

Yes

Yes

No

Figure 6-1. NX2LP Enumeration Process

[+] Feedback 

Summary of Contents for CY7C68023

Page 1: ...6 QFN package 8 mm 8 mm Support for board level manufacturing test via USB interface 3 3V NAND Flash operation NAND Flash power management support 2 0 Introduction The EZ USB NX2LP NX2LP implements a USB 2 0 NAND Flash controller This controller adheres to the Mass Storage Class Bulk Only Transport Specification The USB port of the NX2LP is connected to a host computer directly or via the downstre...

Page 2: ...0 AGND GND GND Ground 11 VCC PWR PWR 3 3V supply 12 GND GND GND Ground 13 N C N A N A No connect 14 GND GND GND Ground 15 Reserved N A N A Must be tied HIGH no pull up resistor required Note 1 A sign after the pin name indicates that it is an active LOW signal RESET GND N C N C WP_SW WP_NF LED2 LED1 ALE CLE VCC RE1 RE0 WE R_B1 R_B2 AVCC XTALOUT XTALIN AGND AVCC DPLUS DMINUS AGND VCC GND N C GND 15...

Page 3: ... Address latch enable 35 LED1 O Z Data activity LED sink 36 LED2 O Z Chip active LED sink 37 WP_NF O Z Write protect NAND Flash 38 WP_SW I Z Write protect switch input 39 N C N A N A No connect 40 N C N A N A No connect 41 GND GND GND Ground 42 RESET I Z NX2LP chip reset 43 VCC PWR PWR 3 3V supply 44 Reserved N A N A Must be tied HIGH 45 CE0 O Z Chip enable 0 46 CE1 O Z Chip enable 1 47 CE2 O Z Ch...

Page 4: ... I O bus is an address The data is latched into the NAND Flash address register on the rising edge of WE when ALE is HIGH 3 3 9 LED1 The Data Activity LED output pin is used to indicate data transfer activity LED1 is asserted LOW at the beginning of a data transfer and set to a high Z state when the transfer is complete If this functionality is not utilized leave LED1 floating 3 3 10 LED2 The Chip...

Page 5: ... the NX2LP behaves as a USB 2 0 Mass Storage Class NAND Flash controller This includes all typical USB device states powered configured etc The USB descriptors are returned according to the data stored in the configuration data memory area Normal read and write access to the NAND Flash is available in this mode 6 2 Manufacturing Mode In Manufacturing mode the NX2LP enumerates using the default des...

Page 6: ...d length of 20 30 mm Maintain a solid ground plane under the DPLUS and DMI NUS traces Do not allow the plane to be split under these traces Place no vias on the DPLUS or DMINUS trace routing Isolate the DPLUS and DMINUS traces from all other signal traces use 10 mm spacing for best signal quality Source for recommendations EZ USB FX2 PCB Design Recommendations www cy press com cfuploads support ap...

Page 7: ...Crystal Input LOW Voltage 0 5 0 8 V VOH Output Voltage High IOUT 4 mA 2 4 V VOL Output Voltage Low IOUT 4 mA 0 4 V IOH Output Current High 4 mA IOL Output Current Low 4 mA CIN Input Pin Capacitance All but D D 10 pF Only D D 15 pF ICC Supply Current USB High Speed 50 mA USB Full Speed 35 mA ISUSP Suspend Current CY7C68023 Connected 0 5 1 2 3 mA Disconnected 0 3 1 0 3 mA CY7C68024 Connected 300 380...

Page 8: ...oducts in life support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges 14 0 Package Diagram 15 0 Disclaimers Trademarks and Copyrights EZ USB NX2LP is a trademark and EZ USB is a registered trademark of Cypress Semiconductor Corporation All product and company names mentioned in this document are the trademarks ...

Page 9: ...t Number 38 08055 REV ECN NO Issue Date Orig of Change Description of Change 286009 SEE ECN GIR New Data Sheet Preliminary Information A 334796 SEE ECN GIR Adjusted default VID PID released as final B 397024 SEE ECN GIR Changed Vcc to 10 in DC Characteristics table Changed the supply voltage tolerance to 10 in the Operating Conditions section Added new logo Feedback ...

Reviews: