background image

CY7C1034DV33

© Cypress Semiconductor Corporation, 2006-2009. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use
of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used
for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use
as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support
systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges. 

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign),
United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of,
and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress
integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without
the express written permission of Cypress. 

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not
assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where
a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress’ product in a life-support systems application implies that the manufacturer
assumes all risk of such use and in doing so indemnifies Cypress against all charges. 

Use may be limited by and subject to the applicable Cypress software license agreement. 

Document Number: 001-08351 Rev. *C

Revised January 16, 2009

 Page 9 of 9 

All product and company names mentioned in this document are the trademarks of their respective holders

.

Document History Page

Sales, Solutions, and Legal Information 

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer’s representatives, and distributors. To find the office

closest to you, visit us at 

cypress.com/sales.

Products

PSoC

psoc.cypress.com

Clocks & Buffers

clocks.cypress.com

Wireless

wireless.cypress.com

Memories

memory.cypress.com

Image Sensors

image.cypress.com

PSoC Solutions

General

psoc.cypress.com/solutions

Low Power/Low Voltage

psoc.cypress.com/low-power

Precision Analog 

psoc.cypress.com/precision-analog

LCD Drive

psoc.cypress.com/lcd-drive

CAN 2.0b

psoc.cypress.com/can

USB

psoc.cypress.com/usb

Document Title: CY7C1034DV33 6-Mbit (256K X 24) Static RAM 

Document Number: 001-08351

REV.

ECN NO.

Orig. of 

Change

Submission 

Date

Description of Change

**

469517

NXR

See ECN

New data sheet

*A

499604

NXR

See ECN

Added note 1 for NC pins

Changed I

CC 

specification from 150 mA to 185 mA

Updated Test Condition for I

CC 

in DC Electrical Characteristics table

Added note for t

ACE

, t

LZCE

, t

HZCE

, t

PU

, t

PD

, t

SCE

 in AC Switching Characteristics 

Table on page 4

*B

1462586

VKN/SFV

See ECN

Converted from preliminary to final

Updated block diagram

Changed I

CC 

specification from 185 mA to 225 mA

Updated thermal specs

*C

2644842 VKN/PYRS

01/23/09

Replaced Commercial range with the Industrial

Replaced 8 ns speed with 10 ns

[+] Feedback 

Summary of Contents for CY7C1034DV33

Page 1: ...This device has an automatic power down feature that significantly reduces power consumption when deselected To write to the device enable the chip CE1 LOW CE2 HIGH and CE3 LOW while forcing the Write Enable WE input LOW To read from the device enable the chip by taking CE1 LOW CE2 HIGH and CE3 LOW while forcing the Output Enable OE LOW and the Write Enable WE HIGH See the Truth Table on page 7 fo...

Page 2: ...A NC C IO12 NC CE2 A CE3 NC IO0 D IO13 VDD VSS VSS VSS VDD IO1 E IO14 VSS VDD VSS VDD VSS IO2 F IO15 VDD VSS VSS VSS VDD IO3 G IO16 VSS VDD VSS VDD VSS IO4 H IO17 VDD VSS VSS VSS VDD IO5 J NC VSS VDD VSS VDD VSS NC K IO18 VDD VSS VSS VSS VDD IO6 L IO19 VSS VDD VSS VDD VSS IO7 M IO20 VDD VSS VSS VSS VDD IO8 N IO21 VSS VDD VSS VDD VSS IO9 P IO22 VDD VSS VSS VSS VDD IO10 R IO23 NC NC NC NC NC IO11 T ...

Page 3: ...GND VOUT VCC output disabled 1 1 μA ICC VCC Operating Supply Current VCC Max f fMAX 1 tRC IOUT 0 mA CMOS levels 175 mA ISB1 Automatic CE Power Down Current TTL Inputs Max VCC CE1 CE3 VIH CE2 VIL VIN VIH or VIN VIL f fMAX 30 mA ISB2 Automatic CE Power Down Current CMOS Inputs Max VCC CE1 CE3 VCC 0 3V CE2 0 3V VIN VCC 0 3V or VIN 0 3V f 0 25 mA Capacitance Tested initially and after any design or pr...

Page 4: ...ists of all components of the test environment Rise Time 1V ns Including jig and scope Notes 4 Valid SRAM operation does not occur until the power supplies reach the minimum operating VDD 3 0V 100 μs tpower after reaching the minimum operating VDD normal SRAM operation begins including reduction in VDD to the data retention VCCDR 2 0V voltage 5 Test conditions assume signal transition time of 3 ns...

Page 5: ...s tR 12 Operation Recovery Time tRC ns Figure 3 Data Retention Waveform AC Switching Characteristics continued Over the operating range 5 Parameter Description 10 Unit Min Max 3 0V 3 0V tCDR VDR 2V DATA RETENTION MODE tR CE VCC Notes 9 The internal write time of the memory is defined by the overlap of CE1 LOW CE2 HIGH CE3 LOW and WE LOW Chip enables must be active and WE must be LOW to initiate a ...

Page 6: ... 50 50 DATA VALID tRC tACE tDOE tLZOE tLZCE tPU HIGH IMPEDANCE tHZOE tHZCE tPD HIGH ICC ISB IMPEDANCE OE CE ADDRESS DATA OUT VCC SUPPLY CURRENT tWC DATA VALID tAW tSA tPWE tHA tHD tSD tSCE tSCE CE WE DATA IO ADDRESS Notes 13 Device is continuously selected OE CE VIL 14 WE is HIGH for read cycle 15 Address valid before or similar to CE transition LOW 16 Data IO is high impedance if OE VIH 17 If CE ...

Page 7: ...own Standby ISB X X H X X High Z Power Down Standby ISB L H L L H Full Data Out Read Active ICC L H L X L Full Data In Write Active ICC L H L H H High Z Selected Outputs Disabled Active ICC Switching Waveforms continued tHD tSD tPWE tSA tHA tAW tSCE tWC tHZOE DATAIN VALID NOTE 18 CE ADDRESS WE DATA IO OE DATA VALID tHD tSD tLZWE tPWE tSA tHA tAW tSCE tWC tHZWE NOTE 18 CE ADDRESS WE DATA IO Note 18...

Page 8: ...dering Information Speed ns Ordering Code Package Name Package Type Operating Range 10 CY7C1034DV33 10BGXI 51 85115 119 Ball Plastic Ball Grid Array 14 x 22 x 2 4 mm Pb Free Industrial Package Diagram Figure 9 119 Ball PBGA 14 x 22 x 2 4 mm 51 85115 B Feedback ...

Page 9: ...s without further notice to the materials described herein Cypress does not assume any liability arising out of the application or use of any product or circuit described herein Cypress does not authorize its products for use as critical components in life support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user The inclusion of Cypress ...

Reviews: