Cmsemicon BAT32G1 9 Series, User Manual

Page: 984 / 1149

BAT32G1x9 user manual | Chapter 23 LCD bus interface
www.mcu.com.cn
984 / 1149 Rev.1.02
23.2 LCD bus interface configuration
The LCD bus interface includes the following configurations:
Table 23-1
LCD bus interface configuration
project Configuration
Data I/O pins 8 pins (DBD7 to DBD0).
Control pins
DBW R, DBRD (Mode 80(IMD=0)).
R/W,E(Mode 68(IMD=1))
Data registers LCD bus interface data register (LBDATA, LBDATAL).
LCD bus interface read data registers (LBDATAR, LBDATARL).
Control registers
LCD Bus Interface Mode Register (LBCTL
).
LCD bus interface cycle register (LBCYC
).
THE LCD BUS INTERFACE WAITS STATUS REGISTER (LBWST
).
Port mode control register (PMCx).
Port mode register (PMx).
Port register (Px).
Register 3 (PER3) is allowed outside
Figure 23-1 Block diagram of the LCD bus interface