- 9 -
- 9 -
- 9 -
- 9 -
- 9 -
DB538RMP
DB538RMP
DB538RMP
DB538RMP
DB538RMP
S5L9290 051-6397-00
DSP
Outward Form
48 pins, plastic QFP
1
VSSA_PLL
-
Analog GND for DPLL
2
VCO1LF
O
Pump out for VCO1
3
VSSD_PLL
-
Digital GND Separated Bulk Bias
for DPLL
4
VDDD_PLL
-
Digital Power Separated Bulk Bias
for DPLL (3V Power)
5
VDDD1-5V
-
Digital power (5V power, I/O pad)
6
XIN
I
X’tal oscillator input (16.9344MHz)
7
XOUT
-
NC
8
VSSD1
-
GND
9
EFMI
I
EFM signal input
10
LOCK
O
CLV Servo locking status output
11
SMEF
O
LPF time constant control of the
spindle servo error signal
12
SMDP
O
Phase control output for Spindle
Motor drive
13
SMDS
O
Speed control output for Spindle
Motor drive
14
WDCK
O
Word clock output
(Normal Speed: 88.2kHz,
Double Speed : 176.4kHz)
15
TESTV
-
GND
16
LKFS
O
The Lock status output of frame
sync
17
C4M
-
NC
18
RESETB
I
System Reset at “L”
19
MLT
I
Latch signal input from Micom
20
MDAT
I
Serial data inout from Micom
21
MCK
I
Serial data receiving clock inout
from Micom
22
ISTAT
-
NC
23
SOS1
O
Subcode sync signal (S0+S1)
output
24
SQCK
I
Subcode-Q data transferring bit
clock input
25
SQDT
I
Subcode-Q data serial output
26
MUTE
I
System mute at “H”
27
VDDD2-3V
-
Digital Power (3V power, Internal
Logic)
28
VSSD2
-
Digital GND (Internal Logic)
29
VDDD3-5V
-
Digital Power (5V Power, I/O PAD)
30
SBCK
I
Subcode data transferring bit
clock
31
JITB
-
NC
32
C2PO
O
C2 pointer output
33
DATX
-
NC
34
SADTO
O
Serial audio data output (48 slot,
MSB first)
35
LRCKO
O
Channel clock output
36
BCKO
O
Bit clock output
37
BCKI
I
Channel clock input
Terminal Description
38
LRCKI
I
Channel clock input
39
SADTI
I
Serial audio data input (48 slot,
MSB first)
40
VSSD_DAC
-
Digital GND for DAC
41
VDDD_DAC
-
Digital Power for DAC (3V Power)
42
RCHOUT
O
Right-Channel audio output
through DAC
43
VSSA_DAC
-
Analog GND for DAC
44
VREF
O
Reference Voltage output for
bypass
45
VHALF
O
Reference Voltage output for
bypass
46
VDDA_DAC
-
Analog Power for DAC (3V Power)
47
LCHOUT
O
Left-Channel audio output through
DAC
48
VDDA_PLL
-
Analog Power for PLL (3V Power)
Pin No PIN NAME
I/O DESCRIPTION
Pin No PIN NAME
I/O DESCRIPTION
Summary of Contents for DB538RMP
Page 4: ... 4 4 4 4 4 DB538RMP DB538RMP DB538RMP DB538RMP DB538RMP MAIN UNIT SECTION ...
Page 20: ... 20 20 20 20 20 DB538RMP DB538RMP DB538RMP DB538RMP DB538RMP See from the BOTTOM SIDE ...
Page 23: ...CIRCUIT DIAGRAM 2 2 Main PWB Switch Section B2 ...
Page 24: ...CIRCUIT DIAGRAM OF THE CD MECHANISM CD PWB B3 Section ...
Page 25: ...CIRCUIT DIAGRAM OF THE CD MECHANISM CD PWB B3 Section ...