CHAPTER 2
2 - 11
COPYRIGHT 2003 CANON INC. CANOSCAN 9900F REV.0 FEB. 2003 PRINTED IN JAPAN (IMPRIME AU JAPON)
D. Motor Control Circuit
Figure 2-10 is a motor drive circuit diagram.
Control program analizes a command sent from the host computer, and sends a motor
clock generation command to ASIC. Gate array generates eight-phase motor drive pulse
signals [I01, I02, I11, I12, I21, I22, I31, I32]. These signals are sent to the drive motor via
motor driver.
When the host computer changes the resolution, the control program commands ASIC to
change the drive motor rotating speed by changing the frequency of the motor drive pulse
signal .
Figure 2-10
Main PCB
Drive Motor
Host
Computer
ASIC
Motor
Driver
OUT1B
OUT1A
OUT2A
OUT2B
JP8-1
-2
-3
-4
Control
Program
I01
I02
I11
I12
I21
I22
I31
I32