![BCM Advanced Research SQ596 User Manual Download Page 17](http://html1.mh-extra.com/html/bcm-advanced-research/sq596/sq596_user-manual_2714432017.webp)
SQ596
13
IMPORTANT:
Do not use SIMM modules that use an extra TTL chip to convert the
memory module from asymmetric to symmetric.
4x72-pin SIMM Sockets
M
3
M
4
M
1
M
2
1
Four 72-pin SIMM Socket
72-pinn SIMM Module(double side)
1
Insert the SIMM Module into the
SIMM Socket at 45 degree angle.
Cache Expansion - L2 External Pipelined Burst SRAM
The SQ596 provides an upgradeable secondary (second level or L2) cache using Pipeline
Burst SRAM. The Pipeline Burst (PB) SRAM provides performance similar to expensive
Synchronous Burst SRAM for only a slight cost premium over slower performing
Asynchronous SRAMs. The SQ596 mainboard defaults with 0K cache on-board, with a
second-level cache module you are able o upgrade to 256KB or 512KB. Instructions on how
to insert the cache modules are shown below.
NOTICE:
The number of pins are different on either side of the break, therefore the module
will only fit in the orientation as shown.
L2 Upgrade Cache
Expansion Slot
42 Pins
38 pins
256KB PB Cache Module
512KB PB Cache Module
42 pins
38 pins