![AZZA PT-5IV Operation Manual Download Page 9](http://html1.mh-extra.com/html/azza/pt-5iv/pt-5iv_operation-manual_3043862009.webp)
PT-5IV
SYSTEM BOARD
HARDWARE SETUP
There is no jumper needed for DRAM configuration, DRAMs' type and size will be detected by system BIOS
automatically.
The following table provides the possable combinations for DRAM memory installation.
Bank 0
Bank 1
SIMM1 and SIMM2
SIMM3 and SIMM4
DIMM1
Single-sided or Double-sided or Empty
Single-sided
Empty
Single-sided or Double-sided or Empty
Double-sided
Empty
Single-sided or Double-sided or Empty
Empty
Single-sided
Single-sided or Double-sided or Empty
Empty
Double-sided
Note : We strong recommend, Don't install any SIMM module in SIMM3 and SIMM4 when
the DIMM1 is populated 3.3V SDRAM module.
4.2.2 L2 CACHE MEMORY INSTALLATION
The PT-5IV system board will support one or two bank(s) direct-mapped second level cache and provides either
256KB or 512KB cache memory using synchronous pipeline-burst SRAMs. (
Note that this system board does
not support asynchronous or burst SRAMs for the cache memory
) Both Write Back and Write Through cache
update policy are supported.
If the on-board cache memory size is 256KB, a COAST (Cache-On-A-STick) module (256KB) will be use for
upgrading the cache memory size from 256KB to 512KB. There is no jumper needed for end-user while
upgrade cache memory size, just insert the COAST module into the SRAM module slot (CN10), then the cache
memory size will be detected by system BIOS automatically.
Note : The COAST modules design must comply with Intel COAST (Cache-On-A-STick)
module specification revision 2.0 or later.
The following table lists the detalied combination about cache memory installation.
Cache
Data SRAMs
Tag SRAMs
COAST
Size
U3 ,U4
U6 (or U5)
SRAM module (CN10)
256 KB
32KB
x
32
8KB or 16KB or 32KB
x
8
Empty
512 KB
32KB
x
32
8KB or 16KB or 32KB
x
8
256 KB (with TAG SRAM)
512 KB
32KB
x
32
16KB or 32KB
x
8
256 KB (without TAG SRAM)
512 KB
64KB
x
32
16KB or 32KB
x
8
Empty
4-2