background image

7

Table 1. Power Supply Schemes

V

cc1

V

cc2a

V

eea

S2a

S3a

D4a/ 

R7a

V

cc2b

V

eeb

S2b

S3b

D4b/ 

R7b Remarks

1

+5 V 

External

+12V~20V 

External

0 V

s/c

s/c

NM

Bootstrapped 

from V

cc2a

 

(+12V~20V)

0 V

s/c

s/c

NM

Default (simplest)   

-  Two external supplies needed  

for V

cc1

 and V

cc2a

 

2

+5 V 

External

+12V~20V  

External

0 V

s/c

s/c

NM

+12V~20V 

External

0 V

s/c

s/c

NM

Higher Power                   

-  Three external supplies needed  

for V

cc1

, V

cc2a

 and V

cc2b

3

+5 V 

External

+15V~24V External

open open 12V/ 

1k

+15V~24V External

open open 12V/1k V

ee

 available          

-  Three external supplies needed  

for V

cc1

, V

cc2a

 and V

cc2b

-  Virtual gnds V

ea

 and V

eb

 

generated through D4 and R7

12V

-3V~-12V

12V

-3V~-12V

4

+5 V 

External

DC/DC 

(=V

cc1

/+12V)

0 V

s/c

s/c

NM

Bootstrapped 

from V

cc2a

 

(+12V)

0 V

s/c

s/c

NM

Cheap                      

-  One single output DC/DC 

converter for V

cc2a

                             

-  Only one external supply is 

needed (V

cc1

)

5

+5 V 

External

DC/DC 

(=V

cc1

/+12V)

0V

s/c

s/c

NM

DC/DC 

(=V

cc1

/+12V)

0 V

s/c

s/c

NM

Higher Power                      

-  Two single output DC/DC 

converters for V

cc2a

 and V

cc2b

-  Only one external supply is 

needed (V

cc1

)

6

+5 V 

External

DC/±DC

 (=V

cc1

/±12V) open

s/c

NM

DC/±DC

 (=V

cc1

/±12V)        open

s/c

NM

V

ee

 available

-  Two dual output DC/DC 

converters for V

cc2a

,V

cc2b

, V

eea

 

and V

eeb

          

-  Only one external supply is 

needed (V

cc1

)

+12V

-12V

+12V

-12V

7

+5 V 

External

DC/±DC

 (=V

cc1

/±9V)

open open 12V/ 

1k

DC/±DC

 (=V

cc1

/±9V)  

open open 12V/1k V

ee

 available

-  Dual output DC/DC converters  

for V

cc2a

 and V

cc2b

-  only 1 external supply is 

needed (V

cc1

)

-  Virtual gnds V

ea

 and V

eb

 

generated through D4 and R7

+12V

 -6V

+12V

 -6V

Note: As TVS D2 voltage is selected at a breakdown voltage of 12.2 V,  it is not advised to set both V

cc2

 and V

ee

 voltage at a voltage beyond ±12 V.   

To use a voltage higher than 12 V, please replace D2 with a bigger clamping voltage.

Summary of Contents for ACPL-P346

Page 1: ...generate the bias current across D4 3 S2 and S3 jumpers are shorted by default to connect VE to VEE assuming that a negative supply is not needed Note If a negative supply is needed then S2 and S3 jum...

Page 2: ...to simulate microcontroller output to drive the lower arm of the half bridge Inverter b Another 10 kHz 5V DC pulse at 180 out of phase to the signal in 4a from the dual output signal generator across...

Page 3: ...212D R8 1 2 5 6 7 1 2 5 6 7 10 F Ta 10 F Ta TP2b TP3b TP4b TP1b TP2a TP3a TP4a TP1a S1a S2a S1b S2b CON1a CON1b IC1a IC1b IC2a IC2b R1a R2a R3a R4a R5a R6 C1a C2a C3a D1a D2a R1b R2b R3b R4b R5b C1b C...

Page 4: ...CC2a is generated through the bootstrap components D3b and R6 6 Use a multi channel digital oscilloscope to capture the waveforms at the following points a LED signal at IN1 pin w r t GND for the bott...

Page 5: ...CPL W346 ICs Therefore each board is enough to drive the top and the bottom arms of the half bridge inverter It allows the de signer to easily test the performance of a gate driver in an actual applic...

Page 6: ...this scheme to work both the S2 and S3 jumpers must be open while the external supplies 15V 24V on the high voltage driver side are to be connected acrossVcc2 andVee pins only not the Ve pin As the ex...

Page 7: ...ngle output DC DC converter for Vcc2a Only one external supply is needed Vcc1 5 5 V External DC DC Vcc1 12V 0V s c s c NM DC DC Vcc1 12V 0 V s c s c NM Higher Power Two single output DC DC converters...

Page 8: ...of phase IN1 is set at 49 duty ratio while IN2 not shown is also set with 49 duty ratio plus a turn on delay of 100 ns with respect to IN1 Figure 7 shows the turn off signal of IN1 the turn off signa...

Page 9: ...power MOSFET will be slow due to the capacitive effects of D2 and the gate capacitance of Q1 To improve the turn off speed the board is provided with a diode resis tor pair footprints at D1 and R5 not...

Reviews: