Atmel SAM L21 Xplained Pro, Manual

Page: 20 / 32

22
© 2015
Atmel Corporation
Flash / SRAM / LP SRAM
Sub-Series
256KB / 32KB / 8KB
128KB / 16KB / 8KB
64KB / 8KB / 4KB
32KB / 4KB / 2KB
Package 32-pin QFN and TQFP 48-pin QFN and TQFP 64-pin QFN and TQFP
Introduction
SAM L21 Series
SAM L21G
3x 16b T/C
6x SERCOM
14-ch ADC
2-ch DAC
2x An.comp
Main Features and Functions in all devices:
ARM Cortex M0+ CPU at 48 MHz, 1.62-3.6V operation, -40
°
C – 85
°
C temp grade
Ultra low power analog : 12-bit 1 Msps ADC, 12-bit DAC, 2 analog comparators, 3x op-amp
Peripheral Touch Controller, 32-bit RTC with calendar mode, AES, TRNG
12-ch Event system, and 16-ch DMA controller with next generation SleepWalking
USB host/device, SERCOM supports USART, UART with autobaud,
SPI, I
2
C up to 3.4MHz, PM/SMBus, IrDA
3 Timer/Counters for Control applications, Ultra low power SERCOM and Timer/Counter
SAM L21J
5x 16b T/C
6x SERCOM
20-ch ADC
2-ch DAC
2x An.comp
SAM L21E
3x 16b T/C
4x SERCOM
10-ch ADC
2-ch DAC
2x An.comp