Atmel AVR910 Application Note Download Page 9

9

0943E–AVR–08/08

AVR910

The Lock bits will only prevent the programming interface from altering memory contents. The
core can read the Flash program memory and access the EEPROM as usual, independent of
the Lock bit setting.

The only method to regain access to the memory after setting the lock bits, is by erasing the
entire chip with a “Chip Erase” command. The lock bits will be cleared to 1, disabling the protec-
tion, only following a successful clearing of all memory locations.

On Chip Erase, the Lock bits obtain the value 1, indicating the bit is cleared. Although the opera-
tion of enabling the protection is referred to as “setting” the Lock bit, a zero value should be
written to the bit to enable protection.

Chip Erase Operation

Before new contents can be written to the Flash Program Memory, the memory has to be
erased. Without erasing, it is only possible to program bits in Flash memory to zero, not selec-
tively setting a bit to one. Erasing the memory is performed with the “Chip Erase” command.
This command will erase all memory contents, both Flash Program Memory and EEPROM.

Only after a successful erase of the memory, the Lock bits will be erased. This method ensures
that data in the memories are kept secured until all data have been completely erased.

After a Chip Erase, all memory contents will be read as $FF.

The only way to end a Chip Erase cycle is by temporarily releasing the Reset line.

Table 11.  Lock Bits Protection Modes

Lock Bit 1

Lock Bit 2

Protection Type

1

1

No Memory Lock

0

1

Further Programming of both Flash and EEPROM Disabled

0

0

Further Programming and Verification of both Flash and EEPROM 
Disabled

Table 12.  Example, Setting Lock Bit 1 to Disable Further Programming

Action

MOSI, Sent to 

Target AVR

MISO, Returned from 

Target AVR

Set Lock Bit 1, Disable Programming

$AC FD xx yy

$zz AC FD xx

Wait N ms

Table 13.  Example, Erasing all Flash Program Memory and EEPROM Contents

Action

MOSI, Sent to

Target AVR

MISO, Returned from 

Target AVR

Erase Chip

$AC 8x yy nn

$zz AC 8x yy

Wait N ms

Release RESET to end the erase

Summary of Contents for AVR910

Page 1: ...target AVR microcontroller to be programmed from any PC equipped with a regular 9 pin serial port Alternatively the entire In System Programmer can be built into the system allowing it to reprogram itself The Programming Interface For In System Programming the programmer is connected to the target using as few wires as possible To program any AVR microcontroller in any target system a simple Six w...

Page 2: ...Connector Layout Top View Hardware Design Considerations To allow In System Programming of the AVR microcontroller the In System Programmer must be able to override the pin functionality during programming This section describes the details of each pin used for the programming operation GND The In System Programmer and target system need to operate with the same reference voltage This is done by c...

Page 3: ...did not echo back give Reset a positive pulse and issue a new Programming Enable command Note that all four bytes of the of the Programming Enable command must be sent before starting a new transmission The target AVR microcontroller will always set up its SCK pin to be an input with no pull up whenever Reset is active See also the description of the Reset wire Table 1 Connections Required for In ...

Page 4: ...e its power supplied from the programmer through the same connector used for the communication This would allow the target to be programmed without applying power to the target externally Programming Protocol Immediately after Reset goes active on the target AVR microcontroller the chip is ready to enter Programming mode The internal Serial Peripheral Interface SPI is activated and is ready to acc...

Page 5: ... the protecting Lock bits The target AVR microcontroller will not respond with an acknowledge to the Programming Enable command To check if the command has been accepted by the target AVR microcon troller the device code could be read The device code is also known as the signature bytes Device Code After the Programming Enable command has been successfully read by the SPI interface the programmer ...

Page 6: ...or high byte with the H bit in the command byte 0 is low 1 is high byte The byte stored at this address is then returned from the target AVR microcontroller in byte 4 Usually each 16 bit word in Flash contains one AVR instruction Assuming the instruction stored at address 104 is add r16 r17 the op code for this instruction would be stored as 0F01 Reading address 104 serially the expected result re...

Page 7: ...e devices there is no method to detect when the Flash write cycle has ended For this reason the programmer presented in this application note waits N ms before attempting to send another command to the interface the delay N will depend on target device and can be found in the programming section of the datasheet For some devices it is possible to use polling When a byte is being programmed into th...

Page 8: ...tected from further writing or you may completely disable both reading and writing of memories on the chip In some devices the Lock bits can not be read and setting Lock bits can not be verified by the programmer To check that the Lock bits have been set properly in these devices one should attempt to alter a location in EEPROM When Lock bit 1 is set memory locations are not altered When both Lock...

Page 9: ... setting a bit to one Erasing the memory is performed with the Chip Erase command This command will erase all memory contents both Flash Program Memory and EEPROM Only after a successful erase of the memory the Lock bits will be erased This method ensures that data in the memories are kept secured until all data have been completely erased After a Chip Erase all memory contents will be read as FF ...

Page 10: ...tive line voltage The transmit line is fed with this negative voltage from C100 when transistor Q100 is closed This sends a logical one on the transmit line Logical zeros positive voltage is sent by opening Q100 connecting VCC actually VCC 0 2V to the transmit line Some older PC systems might have serial port not accepting voltages below 10 volts as logical zero This however is not a problem with ...

Page 11: ... 6 PIN HEADER IDC FEMALE CABLE MOUNT 1 Q100 45V 100MA BC857C PHILIPS SMD NPN TRANSISTOR SO 23 PACKAGE 1 Q101 45V 100MA BC847C PHILIPS SMD PNP TRANSISTOR SO 23 PACKAGE 6 R100 105 4K7 R08_4K7 1 KOA RESISTOR 0 125W 1 0805 1 R106 1M0 NOT_USED 1 KOA RESISTOR 0 125W 1 0805 1 U100 SOIC 20 AT90S1200 4SC ATMEL AVR MICROCONTROLLER 20 PIN SOIC 1 XC100 4 0MHZ CSTCC4 00MG 0 5 MURATA AVX CERAMIC RESONATOR 4 00 ...

Page 12: ...OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTY OF MERCHANTABILITY FITNESS FOR A PARTICULAR PURPOSE OR NON INFRINGEMENT IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT INDIRECT CONSEQUENTIAL PUNITIVE SPECIAL OR INCIDEN TAL DAMAGES INCLUDING WITHOUT LIMITATION DAMAGES FOR LOSS OF PROFITS BUSINESS INTERRUPTION OR LOSS OF INFORMATION ARISING OUT OF TH...

Reviews: