X370 Pro BTC+
53
English
GMI encryption control
GMI encryption control
Control GMI link encryption
xGMI encryption control
Control xGMI link encryption
CC6 memory region encryption
Control whether or not the CC6 save/restore memory is encrypted
Location of private memory regions
Controls whether or not the private memory regions (PSP, SMU and CC6) are at the top of
DRAM or distributed. Note that distributed requires memory on all dies. Note that it will
always be at the top of DRAM if some dies don't have memory regardless of this option's
setting.
System probe filter
Controls whether or not the probe filter is enabled. Has no effect on parts where the probe
filter is fuse disabled.
Memory interleaving
Controls fabric level memory interleaving (AUTO, none, channel, die, socket). Note that
channel, die, and socket has requirements on memory populations and it will be ignored if
the memory doesn't support the selected option.
Memory interleaving size
Controls the memory interleaving size. The valid values are AUTO, 256 bytes, 512 bytes, 1
Kbytes or 2Kbytes. This determines the starting address of the interleave (bit 8, 9, 10 or 11).
Channel interleaving hash
Controls whether or not the address bits are hashed during channel interleave mode. This
field should not be used unless the interleaving is set to channel and the interleaving size is
256 or 512 bytes.
Memory Clear
When this feature is disabled, BIOS does not implement MemClear after memory training
(only if non-ECC DIMMs are used).
Summary of Contents for PRO BTC+ Series
Page 1: ......
Page 17: ...English 12 3 ...
Page 19: ...English 14 3 4 C P U _ F A N 1 ...
Page 20: ...X370 Pro BTC 15 English Installing the AM4 Box Cooler SR2 1 2 ...
Page 21: ...English 16 3 ...
Page 22: ...X370 Pro BTC 17 English 4 C P U _ F A N 1 ...
Page 23: ...English 18 Installing the AM4 Box Cooler SR3 1 2 ...
Page 24: ...X370 Pro BTC 19 English 3 4 ...