English
50
tWRWR_dd
Conigure between module write to write delay.
Round Trip Timing
RTL Init Value
Conigure round trip latency init value for round trip latency training.
IO-L Init Value
Conigure IO latency init value for IO latency training.
RTL (CH A)
Conigure round trip latency for channel A.
RTL (CH B)
Conigure round trip latency for channel B.
IO-L (CH A)
Conigure IO latency for channel A.
IO-L (CH B)
Conigure IO latency for channel B.
IO-L Ofset (CH A)
Conigure IO latency ofset for channel A.
IO-L Ofset (CH B)
Conigure IO latency ofset for channel B.
RFR Delay (CH A)
Conigure RFR Delay for Channel A.
RFR Delay (CH B)
Conigure RFR Delay for Channel B.
ODT Setting
ODT WR (A1)
Conigure the memory on die termination resistors' WR for channel A.
ODT WR (B1)
Conigure the memory on die termination resistors' WR for channel B.