44
45
English
the same rank.
tRRD
The number of clocks between two rows activated in different banks of the same
rank.
tRRD_L
The number of clocks between two rows activated in different banks of the same
rank.
tRTP
The number of clocks that are inserted between a read command to a row pre-
charge command to the same rank.
tWTR
The number of clocks between the last valid write operation and the next read command to
the same internal bank.
tWTR_L
The number of clocks between the last valid write operation and the next read command to
the same internal bank.
tFAW
The time window in which four activates are allowed the same rank.
tCWL
Configure CAS Write Latency.
Third Timing
tREFI
Configure refresh cycles at an average periodic interval.
tCKE
Configure the period of time the DDR4 initiates a minimum of one refresh
command internally once it enters Self-Refresh mode.
