44
45
English
IO-L (D2)
Configure IO latency.
Advanced Setting
ODT WR (A1)
Configure the memory on die termination resistors' WR for A1.
ODT WR (A2)
Configure the memory on die termination resistors' WR for A2.
ODT WR (B1)
Configure the memory on die termination resistors' WR for B1.
ODT WR (B2)
Configure the memory on die termination resistors' WR for B2.
ODT WR (C1)
Configure the memory on die termination resistors' WR for C1.
ODT WR (C2)
Configure the memory on die termination resistors' WR for C2.
ODT WR (D1)
Configure the memory on die termination resistors' WR for D1.
ODT WR (D2)
Configure the memory on die termination resistors' WR for D2.
ODT PARK (A1)
Configure the memory on die termination resistors' PARK for A1.
ODT PARK (A2)
Configure the memory on die termination resistors' PARK for B2.
ODT PARK (B1)
Configure the memory on die termination resistors' PARK for B1.