EVAL-SSM4567Z User Guide
UG-704
Rev. 0 | Page 13 of 23
Figure 20.
SSM4567
Evaluation Board Schematic (Continued)
R
22
47K
J
13
1
2
A
DD
R
IOV
D
D
S
E
L
S
D
A
S
C
L
R
23
2
.2K
R
24
2
.2K
J
14
C
O
N
10
1
2
3
4
5
6
7
8
9
10
S
C
L
S
D
A
5V
DD
_
U
S
B
U
6
S
S
M
4567
W
L
C
S
P
B
C
LK
C
1
F
S
Y
N
C
B
3
S
D
A
T
A
I
D
1
S
D
A
T
A
O
C
2
S
C
L
E
1
AG
ND
A2
PG
ND
D3
PG
ND
A3
O
U
T
N
D
4
O
U
T
P
E
2
V
B
S
T
C
3
VB
AT
E3
S
D
A
E
4
A
DD
R
B
1
S
E
L
B
2
V
B
S
T
C
4
BS
TS
W
A4
BS
TS
W
B4
IOV
DD
A1
IOV
DD
O
U
T
N
O
U
T
P
F
S
Y
N
C
L1
1u
H
-4
.7uH
T
P
12
1
C
24
22u
F
/10V
T
P
13
1
B
C
LK
T
P
14
1
S
D
A
T
A
I
C
20
10u
F
/10V
C
21
1u
F
/16V
VB
AT
B
S
T
S
W
S
D
A
T
A
O
S
D
A
T
A
O
IOV
D
D
J
9
1
2
3
F
B
5
220
O
H
M
F
B
6
220
O
H
M
C
26
510p
F
/50V
N
C
C
27
510p
F
/50V
N
C
C
23
0
.1u
F
/50V
B
C
LK
F
S
Y
N
C
S
D
A
T
A
I
J
12
1
2
3
C
22
1u
F
/16V
J
10
C
O
N
2
1
2
R
39
100K
5V
DD
_
U
S
B
IOV
D
D
V
B
A
T
C
25
1u
F
/16V
N
C
V
B
S
T
0 O
H
M
SH
O
R
T
0 O
H
M
SH
O
R
T
I2C
C
O
NN
EC
TO
R
IOV
D
D
J
20
1
2
3
IOV
D
D
J
21
1
2
3
J
11
C
O
N
2
1
2
12378-021
