Analog Devices ADSP2192-12 EZ-KIT LITE, Manual

Page: 36 / 50

ADSP2192-12 EZ-KIT Lite Evaluation System Manual
4-9
4.9 JTAG Connector
The JTAG Interface allows you to access the ADSP2192-12 DSP via the Emulation Port. By means
of an optional Analog Devices Emulator and optional software a user can run, test, and debug their
code in any of three modes: PCI, USB, or Stand-alone. For more information on the different types
of available emulators, refer to:
http://www.analog.com/industry/dsp/tools/selection.html.
The JTAG header (Figure 4-8) is the connecting point for the JTAG in-circuit emulator pod. Note
that one pin (pin 3) is missing to provide keying. The mating connector should have a plug inserted
in the pin 3 location.
Figure 4-8: JTAG Header Pinout
NOTE : Apply power to the JTAG pod before connecting it to the EZ-KIT Lite board.
For more information regarding the JTAG Interface, please refer to the Analog Devices JTAG
Technical Reference:
http://www.analog.com/techsupt/application_notes/EE_notes/pdf_files/ee_68.pdf
4.10 Expansion Port Connector
The expansion port connector provides access to the ADSP2192-12 DSP GPIO and AC’97 signals.
You can connect up to two additional AC’97 devices using this connector and breadboard area.
! WARNING: External port loading can effect bus speed and performance.
www.BDTIC.com/ADI