-16-
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
Pin No.
Pin Name
I/O
Description
IC DESCRIPTION-1/3 (LC78641NE-D)-1/3
Internal VCD control phase comparator output pin.
Internal VCD control phase comparator output pin. OFF for rough servo, ON for phase servo.
Internal VCD ground pin.
PDO output current adjustment resistor connection pin. (pull up)
Internal VCD power supply pin. (2000pF or more path controller to be inserted at a point nearer
to the pin between this pin and GND)
VCD frequency range adjustment resistor connection pin. (pull up)
Mirror detection signal input pin.
SLCO output current adjustment resistor connection pin. (pull up)
Control outout.
EFM signal input pin.
Jitter detection monitor pin.
Jitter detection adjustment pin.
BH signal input pin. A/D input. (Must be connected to OV when unused)
PH signal or RFENV signal input pin. A/D input.
FE signal input pin. A/D input.
TE signal input pin. A/D input.
VREF input pin. A/D input.
Servo A/D, D/A power supply pin. (2000pF or more path controller to be inserted at a point
nearer to the pin between this pin and GND)
Servo A/D, D/A ground pin.
PH reference output pin. D/A output. (Not connected)
BH reference output pin. D/A output. (Not connected)
Tracking balance output pin. D/A output.
Tracking control output pin. D/A output.
Focus control output pin. D/A output.
Spindle control output pin. D/A output.
Thread control output pin. D/A output.
Output driver VREF output pin. Input FG signal input pin. (Must be connected to OV when
unused) (Not connected)
Laser ON/OFF control pin.
General-purpose input/output pin 1. (Not connected)
General-purpose input/output pin 2. (Not connected)
General-purpose input/output pin 3. (Not connected)
General-purpose input/output pin 4.
General-purpose input/output pin 5.
EFM data playback clock monitor pin. Average 4.3218MHz when the phase is locked.
(Not connected)
C2 flag output pin. (Not connected)
Digital power supply pin. (2000pF or more path controller to be inserted at a point nearer to the
pin between this pin and GND)
PDO1
PDO2
VVSS
PCKIST
VVDD
FR
HFL
SLCIST
SLCO
EFMIN
JITTV
JITTC
BH
PH (RFENV)
FE
TE
VREF
ADAVDD
ADAVSS
PHREF
BHREF
TBLO
TDO
FDO
SPDO
SLDO
DVREF/FG
LASER
CONT1
CONT2
CONT3
CONT4
CONT5
PCK
C2F
VDD
O
O
—
I
—
I
I
I
O
I
O
O
I
I
I
I
I
—
—
O
O
O
O
O
O
O
I/O
O
I/O
I/O
I/O
I/O
I/O
O
O
—
Summary of Contents for XP-V320
Page 8: ...8 FL AHC 7 GRID ASSIGNMENT ANODE CONNECTION 1 1 GRID ASSIGNMENT ANODE CONNECTION...
Page 10: ...10 SCHEMATIC DIAGRAM 1 1 16P H Toc A 6P 2HV...
Page 11: ...11 IC101 IC201 Q305 TEST MODE SHORT LAND RF VC IC301 IC351 IC801 27 IC701 31 TEST MODE 1 3...
Page 27: ...27 CD MECHANISM EXPLODED VIEW 1 1 DA23L 2 4 5 9 3 1 8 7 10 D D A C B 6...