
Pin No.
Pin Name
I/O
Description
-49-
IC DESCRIPTION -2/9 (AK4527B-VQ) -1/2
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
32
33
SDOS
I2C
SMUTE
BICK
LRCK
SDTI1
SDTI2
SDTI3
SDTO
DAUX
DFS
NC
DZFE
TVDD
DVDD
DVSS
PDN
TST
NC
ADIF
CAD1
CAD0
LOUT3
ROUT3
RIN+
DZF2
OVF
I
I
I
I
I
I
I
I
O
I
I
–
I
–
–
–
I
I
–
I
I
I
O
O
I
I
I
I
O
SDTO Source Select Pin (Note 1). "L": Internal ADC output, "H": DAUX input
Control Mode Select Pin. "L": 3-wire Serial, "H": I
2
C Bus
Soft Mute Pin (Note 1). When this pin goes to "H", soft mute cycle is initialized. When returning
to "L", the output mute releases.
Audio Serial Data Clock Pin
Input Channel Clock Pin
DAC1 Audio Serial Data Input Pin
DAC2 Audio Serial Data Input Pin
DAC3 Audio Serial Data Input Pin
Audio Serial Data Output Pin
AUX Audio Serial Data Input Pin
Double Speed Sampling Mode Pin (Note 1). "L": Normal Speed, "H": Double Speed
No Connect. No internal bonding.
Zero Input Detect Enable Pin. "L": mode 7 (disable) at parallel mode, zero detect mode is
selectable by DZFM2-0 bits at serial mode. “H”: mode 0 (DZF1 is AND of all six channels)
Output Buffer Power Supply Pin, 2.7 V ~ 5.5 V
Digital Power Supply Pin, 4.5 V ~ 5.5 V
Digital Ground Pin, 0V
Power-Down & Reset Pin. When "L", the AK4527B is powered-down and the control registers
are reset to default state. If the state of P/S or CAD0-1 changes, then the AK4527B must be reset
by PDN.
Test Pin. This pin should be connected to DVSS.
No Connect. No internal bonding.
Analog Input Format Select Pin. “H”: Full-differential input, "L": Single-ended input
Chip Address 1 Pin
Chip Address 0 Pin
DAC3 Lch Analog Output Pin
DAC3 Rch Analog Output Pin
DAC2 Lch Analog Output Pin
DAC2 Rch Analog Output Pin
DAC1 Lch Analog Output Pin
DAC1 Rch Analog Output Pin
Lch Analog Negative Input Pin
Lch Analog Positive Input Pin
Rch Analog Negative Input Pin
Rch Analog Positive Input Pin
Zero Input Detect 2 Pin (Note 2). When the input data of the group 1 follow total 8192 LRCK
cycles with "0" input data, this pin goes to "H".
Analog Input Overflow Detect Pin (Note 3). This pin goes to "H" if the analog input of Lch or
Rch is overflows.
www. xiaoyu163. com
QQ 376315150
9
9
2
8
9
4
2
9
8
TEL 13942296513
9
9
2
8
9
4
2
9
8
0
5
1
5
1
3
6
7
3
Q
Q
TEL 13942296513 QQ 376315150 892498299
TEL 13942296513 QQ 376315150 892498299