Advantech MIO-5272, User Manual

Page: 87 / 90

MIO-5272 User Manual 78
B.1 System I/O Ports
B.2 DMA Channel assignments
B.3 1st MB memory map
Table B.1: System I/O Ports
Addr. Range (Hex) Device
00-1F DMA Controller
20-2D Interrupt Controller
2E - 2F Motherboard resources
4E - 4F Motherboard resources
50-52 Timer/Counter
60-6F 8042 (keyboard controller)
70-7F Real-time clock, non-maskable interrupt (NMI) mask
80-9F DMA page register
A0-BF Motherboard resources
C0-DF DMA controller
299-29A EC HM Index port and Data port
29C-29D EC Index port and Data port
2F8-2FF Communications Port (COM2)
3C0-3DF Motherboard resources
3F8-3FF Communications Port (COM1)
4D0-4D1 Motherboard resources
Table B.2: DMA Channel assignments
Channel Function
0 Available
1 Available
2 Available
3 Available
4 Direct memory access controller
5 Available
6 Available
7 Available
Table B.3: 1st MB memory map
Addr. Range (Hex) Device
E0000h - FFFFFh System board
D0000h - DFFFFh PCI Bus
C0000h - CFFFFh System board
A0000h - BFFFFh PCI Bus
A0000h - BFFFFh Intel® HD Graphic
00000h - 9FFFFh System board